DG0637
Demo Guide
SmartFusion2 SoC FPGA CoreTSE_AHB 1000 Base-T
Loopback - Libero SoC v11.8





Power Matters.*

Microsemi Corporate Headquarters
One Enterprise, Aliso Viejo,
CA 92656 USA
Within the USA: +1 (800) 713-4113
Outside the USA: +1 (949) 380-6100
Fax: +1 (949) 215-4996
Email: sales.support@microsemi.com
www.microsemi.com

© 2017 Microsemi Corporation. All rights reserved. Microsemi and the Microsemi logo are trademarks of Microsemi Corporation. All other trademarks and service marks are the property of their respective owners.

Microsemi makes no warranty, representation, or guarantee regarding the information contained herein or the suitability of its products and services for any particular purpose, nor does Microsemi assume any liability whatsoever arising out of the application or use of any product or circuit. The products sold hereunder and any other products sold by Microsemi have been subject to limited testing and should not be used in conjunction with mission-critical equipment or applications. Any performance specifications are believed to be reliable but are not verified, and Buyer must conduct and complete all performance and other testing of the products, alone and together with, or installed in, any end-products. Buyer shall not rely on any data and performance specifications or parameters provided by Microsemi. It is the Buyer's responsibility to independently determine suitability of any products and to test and verify the same. The information provided by Microsemi hereunder is provided "as is, where is" and with all faults, and the entire risk associated with such information is entirely with the Buyer. Microsemi does not grant, explicitly or implicitly, to any party any patent rights, licenses, or any other IP rights, whether with regard to such information itself or anything described by such information. Information provided in this document is proprietary to Microsemi, and Microsemi reserves the right to make any changes to the information in this document or to any products and services at any time without notice.

About Microsemi

Microsemi Corporation (Nasdaq: MSCC) offers a comprehensive portfolio of semiconductor and system solutions for aerospace & defense, communications, data center and industrial markets. Products include high-performance and radiation-hardened analog mixed-signal integrated circuits, FPGAs, SoCs and ASICs; power management products; timing and synchronization devices and precise time solutions, setting the world's standard for time; voice processing devices; RF solutions; discrete components; enterprise storage and communication solutions, security technologies and scalable anti-tamper products; Ethernet solutions; Power-over-Ethernet ICs and midspans; as well as custom design capabilities and services. Microsemi is headquartered in Aliso Viejo, California, and has approximately 4,800 employees globally. Learn more at www.microsemi.com.



Contents

1	Revis	ion History
	1.1	Revision 3.0
	1.2	Revision 2.0
	1.3	Revision 1.0
2	Smar	tFusion2 SoC FPGA CoreTSE_AHB 1000 Base-T Loopback Demo2
_	2.1	Design Requirements
	2.2	Demo Design
		2.2.1 Design Features
		2.2.2 Design Description
	2.3	Simulating the Design
	2.4	Setting Up the Demo Design
		2.4.1 Programming the Design
		2.4.2 Connecting SmartFusion2 Security Evaluation Board to Host PC
		2.4.3 Running the Demo Design with Cat Karat and Wireshark on the Hardware
3	Appei	ndix: Running the Demo Design Using Spirent Test Center



Figures

Figure 1	Demo Design Files Top-Level Structure	3
Figure 2	SmartFusion2 CoreTSE_AHB 1000 Base-T Loop back Demo Block Diagram	
Figure 3	Libero SmartDesign	
Figure 4	SmartDesign for Simulation	6
Figure 5	Libero SmartDesign Top-Level Module	7
Figure 6	FlashPro New Project Creation	
Figure 7	FlashPro Project Configuration	ć
Figure 8	FlashPro Programming Passed 1	(
Figure 9	SmartFusion2 Security Evaluation Kit Setup	
Figure 10	Wireshark Network Analyzer 1	2
Figure 11	Cat Karat Packet Generate Window	
Figure 12	Packet Flow Control	13
Figure 13	Wireshark Software Window	13
Figure 14	Spirent Test Center Stream Block – General Tab	4
Figure 15	Spirent Test Center –Traffic Generator	
Figure 16	Spirent Test Center Stream Block – Frame Tab	Ę



Tables

Table 1	Design Requirements	4
	SmartFusion2 Security FPGA Evaluation Kit Jumper Settings	



1 Revision History

The revision history describes the changes that were implemented in the document. The changes are listed by revision, starting with the most current publication.

1.1 Revision **3.0**

The following is a summary of the changes in revision 2.0 of this document.

 Libero SoC version was updated in the software requirements and in the demo design details. For more information, see Design Requirements, page 2, and Demo Design, page 3, respectively.

1.2 Revision 2.0

The following is a summary of the changes in revision 2.0 of this document.

- Libero SoC, FlashPro, and SoftConsole design requirements were updated. For more information, see Design Requirements, page 2.
- Throughout the document, the names of SoftConsole projects used in the demo design and all the associated figures were updated.

1.3 **Revision 1.0**

Revision 1.0 was the first publication of this document.



2 SmartFusion2 SoC FPGA CoreTSE_AHB 1000 Base-T Loopback Demo

Microsemi Triple-Speed Ethernet MAC, CoreTSE_AHB is a configurable soft intellectual property (IP) core that complies with the IEEE 802.3 standard.

This demo design provides an Ethernet solution for the SmartFusion[®]2 SoC FPGA and implements a CoreTSE_AHB-based 1000 Base-T loopback design on the SmartFusion2 Security Evaluation Kit. CoreTSE_AHB enables system designers to implement a broad range of Ethernet designs, from low-cost 10/100 Ethernet to higher-performance 1 gigabit ports. CoreTSE_AHB suits networking equipments such as switches, routers, and data acquisition systems. CoreTSE is also available in a version that works with IGLOO[®]2 FPGA family.

CoreTSE_AHB has the following interfaces:

- 10/100/1000 Mbps Ethernet MAC with a gigabit media independent interface (GMII) and ten bit interface (TBI) to support serial gigabit media independent interface (SGMII), 1000BASE-T, and 1000BASE-X
- GMII or TBI physical layer interface connects to Ethernet PHY
- MAC data path interface
- Advanced peripheral bus (APB) slave interface for MAC configuration registers and status counter access

CoreTSE_AHB can be configured as GMII or TBI for Ethernet network at 10/100/1000 Mbps data transfer rates (line speeds).

The CoreTSE IP is available in two different versions:

- CoreTSE_AHB: Uses AHB interface for both the transmit and receive paths. This IP works for SmartFusion2 SoC FPGA.
- CoreTSE (Non-AMBA): Uses direct access to the MAC with a streaming packet interface. This IP works for IGLOO2 FPGA and SmartFusion2 SoC FPGA.

CoreTSE and CoreTSE_AHB are identical to MSS hard Ethernet MAC in SmartFusion2 with respect to the supported features, register configuration, and register addresses. Multiple instances of the CoreTSE IP can be used to achieve Ethernet solutions in SmartFusion2 devices. The CoreTSE_AHB IP, along with MSS Ethernet MAC, can be used to support multiple Ethernet interfaces for SmartFusion2 devices. For more information about CoreTSE_AHB, see to the *CoreTSE_AHB Handbook*.

For more information about Ethernet applications, see the AC423: SmartFusion2/IGLOO2 Ethernet Application Note.

Note: CoreTSE_AHB requires a license for use in the Libero[®] SoC design suite. For license request, send an email to soc_marketing@microsemi.com.

2.1 Design Requirements

The following table lists the design requirements for running the demo.

Table 1 • Design Requirements

Hardware Requirements	Description	
SmartFusion2 Security Evaluation Kit:	Rev D or later	
Host PC or Laptop (12 GB RAM)	Windows 64-bit Operating System	
Spirent Test Center (Optional)		



Table 1 • Design Requirements (continued)

Software Requirements					
Libero SoC	11.8				
FlashPro Programming Software	11.8				
SoftConsole	v4.0				
Cat Karat Packet Generator Software	Provided with design files				
Wireshark Software	Provided with design files				
IP Requirements					
CoreTSE_AHB	License provided on request. Send an email to soc_marketing@microsemi.com.				

2.2 Demo Design

The demo design files are available for download at:

http://soc.microsemi.com/download/rsc/?f=m2s_dg0637_liberov11p8_df


The demo design files include:

- Libero project
- Programming files
- Source files
- Readme.txt file

See the ${\tt Readme.txt}$ file for the complete directory structure.

The following figure shows the top-level structure of the design files.


Figure 1 • Demo Design Files Top-Level Structure





The following figure shows the demo design block diagram.

Figure 2 • SmartFusion2 CoreTSE_AHB 1000 Base-T Loop back Demo Block Diagram



In this demo design, CoreTSE_AHB is instantiated in the FPGA fabric and connected to the on-board Ethernet PHY using high-speed serial interface (SERDES_IF).

In the previous figure, the dotted arrow in red shows the transfer of Ethernet packet from the host PC to the internal LSRAM and the dotted arrow in blue shows the retransmission of packet from LSRAM to the host.

2.2.1 Design Features

The demo design performs Ethernet loopback using CoreTSE_AHB in TBI 1000 Base-T on hardware and also in simulation.

Following are the demo design features:

- Simulation model for CoreTSE_AHB loopback design.
- CoreTSE_AHB loopback design on SmartFusion2 Security Evaluation Kit.

The following section explains the initialization and configuration of CoreTSE_AHB, SERDES_IF, and the loopback mechanism.

2.2.1.1 High-Speed Serial Interface Configuration

During the design process, CoreTSE_AHB was configured to present a Ten Bit Interface (TBI) to the SERDESIF block, which is configured for External Physical Coding SubLayer (EPCS) operation using lane 3 to create an SGMII link to the external physical-layer (PHY) device.

2.2.1.2 CoreTSE AHB IP MAC Initialization

At power-up, firmware running on the Cortex-M3 processor will initialize control registers in CoreTSE_AHB and the external PHY device to place them in 1000 Base-T mode.

2.2.1.3 Ethernet Packet Loopback Mechanism

The following Ethernet loopback mechanism is used in this demo:

2.2.1.3.1 Ethernet Packet Reception

CoreTSE_AHB receives the Ethernet packet from the on-board Ethernet PHY through high-speed SERDES IF.

CoreTSE_AHB receive (RX) path is connected to LSRAM through the AHB interface. The Cortex- M3 processor moves the Ethernet packet data to the LSRAM memory using DMA.



2.2.1.3.2 Ethernet Packet Transmission

To loop back the Ethernet packet, the Cortex-M3processor reads the Ethernet packet data from LSRAM memory through AHB interface and forwards it to it on the CoreTSE_AHB transmit (TX) path.

CoreTSE_AHB transmits the Ethernet packet to the on-board Ethernet PHY through high-speed SERDES.

2.2.1.4 Ethernet Test Solution

There are many ways to evaluate the CoreTSE_AHB 1000 Base-T loopback demo on the SmartFusion2 Security Evaluation board.

2.2.1.4.1 Solution 1

- The Cat Karat packet generator software installed on the host PC is used to transmit the Ethernet packet through RJ45 Ethernet copper cable.
- The Wireshark packet receiver software installed on the host PC captures the Ethernet packet (loopback) through RJ45 Ethernet copper cable.


2.2.1.4.2 Solution 2

Spirent test center or an equivalent solution can be used to test the CoreTSE_AHB loopback demo. For more information, see Appendix: Running the Demo Design Using Spirent Test Center, page 14.

2.2.2 Design Description

This demo design is implemented by configuring the CoreTSE_AHB for the TBI mode. The following figure shows the Libero SoC hardware implementation for this demo design.

Figure 3 • Libero SmartDesign



Libero hardware project uses the following resources:

- CoreTSE AHB
- Cortex M3 (microcontroller sub system) to configure CoreTSE_AHB and on-board Ethernet PHY
- High-speed serial interface (SERDES_IF) configured for EPCS lane 3 mode
- SoftConsole application for initializing the CoreTSE_AHB and for transferring the Ethernet packet data to/from LSRAM
- Dedicated input pad 0 as the clock source



2.3 Simulating the Design

A test bench design is created for CoreTSE_AHB loopback demo. The test bench transmits the Ethernet packet to CoreTSE_AHB loopback demo design and receives the loopback Ethernet packet from the CoreTSE_AHB loopback demo design.

The design uses bus functional model (BFM) simulation for initializing the CoreTSE with the required configuration. The user.bfm file under the

<LiberoProject>/simulation folder contains the BFM commands for writing the packet to LSRAM or reading the packet from LSRAM.

The Raw Ethernet Packet frame is:

The test bench reads the Ethernet packet from the user.bfm file and puts the Ethernet packet on to the high-speed SERDES_IF of CoreTSE_AHB loopback design.

The loopback packet is received by the test bench and displayed on the ModelSim transcript window.


The following figure shows the Libero SmartDesign to simulate the CoreTSE_AHB loopback demo design. The simulation test bench has the following Libero components:

- CoreTSE_AHB
- High-speed SERDES_IF
- Test bench with packet transmit and packet receive logic

The Ethernet packet is generated from the file (packetfile.txt) and transmitted by the test bench module through the high-speed serial interface. The CoreTSE loopback design receives the packet and transmits it back to the test bench for comparison and display in the ModelSim transcript window.

Note: Simulation is not supported in the current version of CoreTSE_AHB. It will be supported in future releases of the IP.


Figure 4 • SmartDesign for Simulation





The Libero SmartDesign top-level module contains the CoreTSE_AHB loopback design and the test bench module.

Figure 5 • Libero SmartDesign Top-Level Module



2.4 Setting Up the Demo Design

The following steps describe how to setup the demo.

- Connect the FlashPro4 Programmer to the J5 connector on the SmartFusion2 FPGA Security Evaluation Board.
- 2. Connect the jumpers to the SmartFusion2 FPGA Security Evaluation Board as specified in the following table.

Table 2 • SmartFusion2 Security FPGA Evaluation Kit Jumper Settings

Jumper	Pin (from)	Pin (to)	Comments
J22	1	2	Default
J23	1	2	Default
J24	1	2	Default
J8	1	2	Default
J3	1	2	Default

3. Connect the power supply to the **J6** connector.




2.4.1 Programming the Design

The following steps describe how to program the demo design.

- Download the demo design from the following path: http://soc.microsemi.com/download/rsc/?f=m2s_dg0637_liberov11p7sp2_df
- 2. Switch ON the power supply switch, SW7.
- 3. Launch the FlashPro software.
- 4. Click New Project.
- 5. In the **New Project** window, enter the project name as **CoreTSE_AHB_Demo**.
- 6. Click Browse, and navigate to the location to save the project.
- 7. Select **Single Device** as the programming mode.
- 8. Click **OK** to save the project.


Figure 6 • FlashPro New Project Creation





9. Click Configure Device.

Figure 7 • FlashPro Project Configuration




- 10. Click **Browse**, navigate to the location where the SF2_1000BaseT_Demo.stp file is located, and select the file. The default location is:
 - <download_folder>\SF2_1000BaseT_loopback_demo_df\ProgrammingFile\
- 11. Select **Advanced** as the **Mode**, and select **PROGRAM** under **Action**.



12. Click **PROGRAM** to start programming the device. Wait until the programmer status is changed to **RUN PASSED**.

Figure 8 • FlashPro Programming Passed





2.4.2 Connecting SmartFusion2 Security Evaluation Board to Host PC

The following steps describe how to connect the SmartFusion2 Security Evaluation Board to the host PC:

- 1. After successful programming, switch OFF the SmartFusion2 Security Evaluation Board.
- Connect the host PC to the J13 connector on the SmartFusion2 Security Evaluation Kit using the RJ45 cable.

The following figure shows the SmartFusion2 Security Evaluation Kit board setup.

Figure 9 • SmartFusion2 Security Evaluation Kit Setup




2.4.3 Running the Demo Design with Cat Karat and Wireshark on the Hardware

- 1. Switch ON the power supply switch, SW7.
- 2. Install the Cat Karat packet software and Wireshark software on the host PC from the source files. (<download folder>\ SF2_1000BaseT_loopback_demo_df \Source Files\)




3. On the host PC, open the Wireshark network analyzer. Select **Start** as shown in Figure 10, page 12.

Figure 10 • Wireshark Network Analyzer



4. On the host PC, open the Cat Karat software, as shown in the following figure.


Figure 11 • Cat Karat Packet Generate Window






Under Protocol View, select the Control tab and enter the value 1 for Packets per Burst, as shown in the following figure.

Figure 12 • Packet Flow Control



- 6. Under Packet Flow, select use RAW, as shown in Figure 11, page 12.
- 7. Under **Protocol View**, select the **RAW** tab and copy the Ethernet net packet from the source files (<download folder>\SF2_1000BaseT_loopback_demo_df \Source Files\Raw_packet.txt), as shown in Figure 11, page 12.
- 8. Under Interfaces, select the Ethernet connection to the SmartFusion2 Evaluation board.
- 9. Select Start Transmit from the menu, as shown in Figure 11, page 12, to transmit the packet.
- 10. In the Wireshark software window, double-click Ethernet-II, as shown in the following figure. The transmitted and received Ethernet packets are displayed.

Figure 13 • Wireshark Software Window






3 Appendix: Running the Demo Design Using Spirent Test Center

The following steps describe how to run the CoreTSE_AHB loopback demo using Spirent test center:

- Connect the SmartFusion2 Security Evaluation Kit to the slot 1 Ethernet port on the Spirent test equipment using the RJ45 cable.
- 2. On the host PC, open the Spirent test center configurator.
- 3. Add port (Ethernet) in Spirent test center, as shown in the following figure.


Figure 14 • Spirent Test Center Stream Block - General Tab





4. Select **Traffic Generator** under **Ports**, add packet information in stream block editor, and click **Start Traffic on all ports**, as shown in the following figure.


Figure 15 • Spirent Test Center -Traffic Generator



Ethernet packets are transmitted and received on port 1 through the RJ45 cable.

5. Observe the total TX, RX, RX FCS, and CRC error counts. The following figure shows the total TX, RX, RX FCS, and CRC error count information in Spirent test center. 0 indicates no loss in the packet transmission and reception.

Figure 16 • Spirent Test Center Stream Block - Frame Tab



6. Click **OK** to close the StreamBlock Editor.