
Interfacing IGLOO2 FPGA with External LPDDR Memory through MDDR Controller

Demo Guide

Superseded

Revision History

Date	Revision	Change
20th March, 2014	1	First Release

Confidentiality Status

This document is a Non-Confidential.

Superseded

Table of Contents

Preface	4
About this document	4
Intended Audience	4
References	4
Microsemi Publications	4
Interfacing IGLOO2 FPGA with External LPDDR Memory through MDDR Controller	5
Introduction	5
Demo Design	6
Introduction	6
Demo Design Features	8
Demo Design Description	9
Running the Demo using Simulation	12
Introduction	12
Simulation	13
Running the Simulation	16
Setting up the Hardware Demo	19
Programming the Demo Design	21
Setting up the Device	22
Programming the Device	23
Steps to run the GUI	24
Performing a Single Data Transfer	25
Performing Burst Data Transfer	27
Conclusion	29
Appendix A: Configuring the MDDR Controller	30
MDDR Configuration Tab	30
Appendix B: Finding the Correct COM Port Number When Using the USB 3.0	34
Appendix C: Performing Write/Read Operation When Non 64-Bit Aligned Address is Provided	36
Product Support	39
Customer Service	39
Customer Technical Support Center	39
Technical Support	39
Website	39
Contacting the Customer Technical Support Center	39
Email	39
My Cases	40
Outside the U.S.	40
ITAR Technical Support	40

Preface

About this document

This demo guide is for IGLOO[®]2 field programmable gate array (FPGA) devices. It provides instructions on how to use the corresponding reference design.

Intended Audience

The following designers using the IGLOO2 devices:

- FPGA designers
- System-level designers

References

Microsemi[®] Publications

- IGLOO2 FPGA High Speed DDR Interfaces User Guide
- IGLOO2 FPGA High Performance Memory Subsystem User Guide
- IGLOO2 System Builder User Guide
- IGLOO2 Evaluation Kit User Guide
- CoreUART Handbook

Refer to the following web page for a complete and up-to-date listing of IGLOO2 device documentation:
http://www.microsemi.com/index.php?option=com_content&id=2034&lang=en&view=article#documents.

Interfacing IGLOO2 FPGA with External LPDDR Memory through MDDR Controller

Introduction

This demo shows that the high performance memory subsystem (HPMS) DDR controller accessing the external DDR SDRAM memories in the IGLOO2 devices. The demo has two parts:

- Demo using simulation
- Demo using the IGLOO2 Evaluation Kit

In the demo design, the AXI Master in the FPGA Fabric accesses the Low Power DDR (LPDDR) memory present in the IGLOO2 Evaluation Kit board using the MDDR Controller. A utility, [IGL2_MDDR_Demo](#) is provided along with the demo deliverables. Using the utility, you can drive the AXI Master logic. The AXI Master converts the commands from the utility to AXI transactions for the MDDR Controller to perform the read/write operations on the LPDDR memory.

Table 1 • Reference Design Requirements and Details

Reference Design Requirements and Details	Description
Hardware Requirements	
<ul style="list-style-type: none"> • IGLOO2 Evaluation Kit, Rev C (DVP-102-000402-001) that has: <ul style="list-style-type: none"> – FlashPro4 programmer – 12 V adapter – USB A to Mini-B cable 	Rev C or later
Host PC or Laptop	Any 64-bit Windows Operating System
Software Requirements	
Libero® System-on-Chip (SoC)	v11.3
FlashPro programming software	v11.3
Microsoft .NET Framework 4	-
USB to UART drivers	-

Demo Design

Introduction

The demo design files are available for download from the following path in the Microsemi website:

www.microsemi.com/download/rsc/?f=IGLOO2_MDDR_Demo

Design files include:

- Demo_UTILITY
- Libero_project
 - IGL2_MDDR_Demo
- Programming_file
- Source_files
- readme.txt

Figure 1 shows the top level structure of the design files. For further details, refer to the `readme.txt` file.




Figure 1 • Demo Design Files Top Level Structure

Figure 2 on page 7 shows the top level view of demo design.

In the demo design, the AXI Master implemented in the FPGA Fabric accesses the LPDDR memory present in the IGLOO2 Evaluation Kit board using the MDDR Controller. The AXI Master logic communicates to the MDDR controller through CoreAXI interface and the DDR_FIC interface. The read/write operations initiated by the IGL2_MDDR_Demo utility are sent to the UART_IF block using the UART protocol. The AXI Master receives the address and the data from the UART_IF block. During a write operation, the UART_IF block sends the address and data to the AXI Master logic.

During a read operation, the UART_IF block sends the address to the AXI Master and stores the read data in TPSRAM. When the read operation is complete, the read data is sent to the Host PC through UART.




Figure 2 • IGLOO2 MDDR Demo Block Diagram

In this demo design, different blocks are configured as shown below:

- MDDR Controller is configured for LPDDR memory available in the IGLOO2 Evaluation Kit board. The LPDDR memory is a Micron DRAM part (part number MT46H32M16LF)
- DDR_FIC is configured for AXI bus interface.
- AXI clock is configured for 80 MHz and LPDDR clock is configured for 160 MHz.

- CoreUART IP has the following configuration:
 - Baud Rate: 115200
 - Data Bits: 8
 - Parity: None.
- TPSRAM IP has the following configuration:
 - Write port depth: 256
 - Write port width: 64
 - Read port depth: 2048
 - Read port width: 8

Refer to "Appendix A: Configuring the MDDR Controller" on page 30 for information on how to configure the DDR controller.

Demo Design Features

The IGLOO2 MDDR demo design has the following features:

- Single AXI read/write transactions
- 16-beat burst AXI read/write transactions
- LPDDR memory model simulation using SmartDesign testbench
- Design validation using the IGLOO2 Evaluation Kit board that has the LPDDR memory
- Initiation of the read/write transactions using IGL2_MDDR_Demo utility

Superseded

Demo Design Description

The demo design consists of the following SmartDesign components:

- MDDR_Demo_top_0: This SmartDesign handles the data transactions between the MDDR controller and LPDDR SDRAM.
- UART_IF_0: This SmartDesign handles the communication between the Host PC and the IGL002 Evaluation Kit.

Figure 3 shows the MDDR_Demo_top_0 and UART_IF_0 connection.




Figure 3 • IGL2_MDDR_Demo SmartDesign

MDDR_Demo_top_0

This consists of the MDDR_Demo_0 subsystem generated using the System Builder and the AXI_IF_0 master logic. The AXI_IF_0 master logic is an RTL code that implements the AXI read and write transactions. It receives the read/write operations, burst length (RLEN and WLEN), address and data as inputs. Based on inputs received, it communicates with the LPDDR memory through the MDDR controller.

Figure 4 shows the MDDR_Demo_top_0 SmartDesign component.




Figure 4 • MDDR_Demo_top_0 SmartDesign Component

UART_IF_0

The UART_IF_0 SmartDesign component handles the UART communication between Host PC demo utility and the AXI Master logic. The COREUART_0 IP receives the UART signals from Host PC user interface. The UART_IF_FSM_0 is a wrapper for the COREUART_0, collects the data from the COREUART_0 IP and converts the data to the relevant AXI_IF_0 master signals.

For a single write operation, the UART_IF_FSM_0 wrapper receives the address and data from the demo utility. For a burst write operation, the address and data are received from the demo utility and the subsequent incremental data are provided by the UART_IF_FSM_0 wrapper.

For a burst read operation, UART_IF_FSM_0 collects the address from the demo utility and sends that to the AXI_IF_0 master logic. It then receives the read data from the AXI_IF_0 master logic and stores it in the TPSRAM_0. After completion of the read burst transactions, the UART_IF_FSM_0 wrapper fetches the stored data from the TPSRAM_0 and sends it to the COREUART IP.

Figure 5 shows the UART_IF_0 SmartDesign component.




Figure 5 • UART_IF_0 SmartDesign Component

Running the Demo using Simulation

Introduction

The demo design can be simulated using SmartDesign Testbench and the LPDDR memory model (MT46H32M16LF with 512 Mb density).

The simulation is set to run the following:

- Single AXI write and read operation
- 16-beat AXI burst write and read operation

Figure 6 shows the AXI_LPDDR_Simulation SmartDesign Testbench. The AXI_testbench provides the read/write operations, burst length, address, and data to the MDDR_Demo_top_0 SmartDesign component.




Figure 6 • AXI_LPDDR_Simulation SmartDesign Testbench

To run simulation, ensure that the following files are present in the Libero SoC project:

- dram.v
- dram_parameters.vh
- AXI_testbench.v

The default location of the above mentioned files is,

<Download folder>\IGLOO2_MDDR_Demo\Libero_project\IGL2_MDDR_Demo\stimulus

Simulation

Simulation setup configuration can be set properly by using the following steps:

1. Launch the Libero SoC software.
2. Browse the IGL2_MDDR_Demo project provided in the design file.
3. Go to **Project > Project Settings > Simulation Options**.
4. Ensure that the **DO File** tab has the configuration as shown in [Figure 7](#)




Figure 7 • DO File Settings

5. Ensure that the **Waveforms** tab has the configuration as shown in Figure 8.




Figure 8 • Waveforms settings

6. Go to **Design Flow** tab.
7. Right click **Simulate** under **Verify – Pre synthesized Design** and then select, **Organize Input Files > Organize Stimulus Files**.




Figure 9 • Invoking Organize Stimulus Files Window

- Ensure that the **Organize Stimulus files** window has the configuration as shown in Figure 10.





Figure 10 • Organize Stimulus Files Window

Running the Simulation

- Right click **Simulate** under **Verify – Pre Synthesized Design**.
- Click **Open Interactively**.
- Simulation requires 800us to complete as mentioned in the 3rd point under "Simulation" section on page 13.

Figure 11 shows the transcript window of the simulation.



```

ModelSim Microsemi 10.2c
File Edit View Compile Simulate Add Transcript Tools Layout Bookmarks Window Help
ColumnLayout AllColumns
sim - Default
Library Memory List sim
Transcript
# At Time 760552732 ps AXI_LPDDR_Simulation.AXI_testbench_0_u_dram_16_10.DQ_DQS_Drivers:READ: Bank = 0, Row = 0000, Col = 041, Data = 0000
# At Time 760555857 ps AXI_LPDDR_Simulation.AXI_testbench_0_u_dram_16_10.DQ_DQS_Drivers:READ: Bank = 0, Row = 0000, Col = 042, Data = 5678
# At Time 760558982 ps AXI_LPDDR_Simulation.AXI_testbench_0_u_dram_16_10.DQ_DQS_Drivers:READ: Bank = 0, Row = 0000, Col = 043, Data = 1234
# At Time 760562107 ps AXI_LPDDR_Simulation.AXI_testbench_0_u_dram_16_10.DQ_DQS_Drivers:READ: Bank = 0, Row = 0000, Col = 044, Data = 0036
# Debug: At Time 760562107 ps AXI_LPDDR_Simulation.AXI_testbench_0_u_dram_16_10.Control_Logic:READ: Bank = 0, Col = 048
# At Time 760565232 ps AXI_LPDDR_Simulation.AXI_testbench_0_u_dram_16_10.DQ_DQS_Drivers:READ: Bank = 0, Row = 0000, Col = 045, Data = 0000
# At Time 760568357 ps AXI_LPDDR_Simulation.AXI_testbench_0_u_dram_16_10.DQ_DQS_Drivers:READ: Bank = 0, Row = 0000, Col = 046, Data = 5678
# At Time 760571482 ps AXI_LPDDR_Simulation.AXI_testbench_0_u_dram_16_10.DQ_DQS_Drivers:READ: Bank = 0, Row = 0000, Col = 047, Data = 1234
# At Time 760574607 ps AXI_LPDDR_Simulation.AXI_testbench_0_u_dram_16_10.DQ_DQS_Drivers:READ: Bank = 0, Row = 0000, Col = 048, Data = 0037
# At Time 760577732 ps AXI_LPDDR_Simulation.AXI_testbench_0_u_dram_16_10.DQ_DQS_Drivers:READ: Bank = 0, Row = 0000, Col = 049, Data = 0000
# At Time 760580857 ps AXI_LPDDR_Simulation.AXI_testbench_0_u_dram_16_10.DQ_DQS_Drivers:READ: Bank = 0, Row = 0000, Col = 04a, Data = 5678
# At Time 760583982 ps AXI_LPDDR_Simulation.AXI_testbench_0_u_dram_16_10.DQ_DQS_Drivers:READ: Bank = 0, Row = 0000, Col = 04b, Data = 1234
# At Time 760587107 ps AXI_LPDDR_Simulation.AXI_testbench_0_u_dram_16_10.DQ_DQS_Drivers:READ: Bank = 0, Row = 0000, Col = 04c, Data = 0038
# Debug: At Time 760587107 ps AXI_LPDDR_Simulation.AXI_testbench_0_u_dram_16_10.Control_Logic:READ: Bank = 0, Col = 050
# At Time 760590232 ps AXI_LPDDR_Simulation.AXI_testbench_0_u_dram_16_10.DQ_DQS_Drivers:READ: Bank = 0, Row = 0000, Col = 04d, Data = 0000
# At Time 760593357 ps AXI_LPDDR_Simulation.AXI_testbench_0_u_dram_16_10.DQ_DQS_Drivers:READ: Bank = 0, Row = 0000, Col = 04e, Data = 5678
# At Time 760596482 ps AXI_LPDDR_Simulation.AXI_testbench_0_u_dram_16_10.DQ_DQS_Drivers:READ: Bank = 0, Row = 0000, Col = 04f, Data = 1234
# At Time 760599607 ps AXI_LPDDR_Simulation.AXI_testbench_0_u_dram_16_10.DQ_DQS_Drivers:READ: Bank = 0, Row = 0000, Col = 050, Data = 0039
# At Time 760602732 ps AXI_LPDDR_Simulation.AXI_testbench_0_u_dram_16_10.DQ_DQS_Drivers:READ: Bank = 0, Row = 0000, Col = 051, Data = 0000
# At Time 760605857 ps AXI_LPDDR_Simulation.AXI_testbench_0_u_dram_16_10.DQ_DQS_Drivers:READ: Bank = 0, Row = 0000, Col = 052, Data = 5678
# At Time 760608982 ps AXI_LPDDR_Simulation.AXI_testbench_0_u_dram_16_10.DQ_DQS_Drivers:READ: Bank = 0, Row = 0000, Col = 053, Data = 1234
# At Time 760612107 ps AXI_LPDDR_Simulation.AXI_testbench_0_u_dram_16_10.DQ_DQS_Drivers:READ: Bank = 0, Row = 0000, Col = 054, Data = 003a
# Debug: At Time 760612107 ps AXI_LPDDR_Simulation.AXI_testbench_0_u_dram_16_10.Control_Logic:READ: Bank = 0, Col = 058
# At Time 760615232 ps AXI_LPDDR_Simulation.AXI_testbench_0_u_dram_16_10.DQ_DQS_Drivers:READ: Bank = 0, Row = 0000, Col = 055, Data = 0000
# At Time 760618357 ps AXI_LPDDR_Simulation.AXI_testbench_0_u_dram_16_10.DQ_DQS_Drivers:READ: Bank = 0, Row = 0000, Col = 056, Data = 5678
# At Time 760621482 ps AXI_LPDDR_Simulation.AXI_testbench_0_u_dram_16_10.DQ_DQS_Drivers:READ: Bank = 0, Row = 0000, Col = 057, Data = 1234
# At Time 760624607 ps AXI_LPDDR_Simulation.AXI_testbench_0_u_dram_16_10.DQ_DQS_Drivers:READ: Bank = 0, Row = 0000, Col = 058, Data = 003b
# At Time 760627732 ps AXI_LPDDR_Simulation.AXI_testbench_0_u_dram_16_10.DQ_DQS_Drivers:READ: Bank = 0, Row = 0000, Col = 059, Data = 0000
# At Time 760630857 ps AXI_LPDDR_Simulation.AXI_testbench_0_u_dram_16_10.DQ_DQS_Drivers:READ: Bank = 0, Row = 0000, Col = 05a, Data = 5678
# At Time 760633982 ps AXI_LPDDR_Simulation.AXI_testbench_0_u_dram_16_10.DQ_DQS_Drivers:READ: Bank = 0, Row = 0000, Col = 05b, Data = 1234
# At Time 760637107 ps AXI_LPDDR_Simulation.AXI_testbench_0_u_dram_16_10.DQ_DQS_Drivers:READ: Bank = 0, Row = 0000, Col = 05c, Data = 003c
# Debug: At Time 760637107 ps AXI_LPDDR_Simulation.AXI_testbench_0_u_dram_16_10.Control_Logic:READ: Bank = 0, Col = 060
# At Time 760640232 ps AXI_LPDDR_Simulation.AXI_testbench_0_u_dram_16_10.DQ_DQS_Drivers:READ: Bank = 0, Row = 0000, Col = 05d, Data = 0000
# At Time 760643357 ps AXI_LPDDR_Simulation.AXI_testbench_0_u_dram_16_10.DQ_DQS_Drivers:READ: Bank = 0, Row = 0000, Col = 05e, Data = 5678
# At Time 760646482 ps AXI_LPDDR_Simulation.AXI_testbench_0_u_dram_16_10.DQ_DQS_Drivers:READ: Bank = 0, Row = 0000, Col = 05f, Data = 1234
# At Time 760649607 ps AXI_LPDDR_Simulation.AXI_testbench_0_u_dram_16_10.DQ_DQS_Drivers:READ: Bank = 0, Row = 0000, Col = 060, Data = 003d
# At Time 760652732 ps AXI_LPDDR_Simulation.AXI_testbench_0_u_dram_16_10.DQ_DQS_Drivers:READ: Bank = 0, Row = 0000, Col = 061, Data = 0000
# At Time 760655857 ps AXI_LPDDR_Simulation.AXI_testbench_0_u_dram_16_10.DQ_DQS_Drivers:READ: Bank = 0, Row = 0000, Col = 062, Data = 5678
# At Time 760658982 ps AXI_LPDDR_Simulation.AXI_testbench_0_u_dram_16_10.DQ_DQS_Drivers:READ: Bank = 0, Row = 0000, Col = 063, Data = 1234
# At Time 760662106 ps AXI_LPDDR_Simulation.AXI_testbench_0_u_dram_16_10.DQ_DQS_Drivers:READ: Bank = 0, Row = 0000, Col = 064, Data = 003e
# Debug: At Time 760662106 ps AXI_LPDDR_Simulation.AXI_testbench_0_u_dram_16_10.Control_Logic:READ: Bank = 0, Col = 068
# At Time 760665231 ps AXI_LPDDR_Simulation.AXI_testbench_0_u_dram_16_10.DQ_DQS_Drivers:READ: Bank = 0, Row = 0000, Col = 065, Data = 0000
# At Time 760668356 ps AXI_LPDDR_Simulation.AXI_testbench_0_u_dram_16_10.DQ_DQS_Drivers:READ: Bank = 0, Row = 0000, Col = 066, Data = 5678
# At Time 760671481 ps AXI_LPDDR_Simulation.AXI_testbench_0_u_dram_16_10.DQ_DQS_Drivers:READ: Bank = 0, Row = 0000, Col = 067, Data = 1234
# At Time 760674606 ps AXI_LPDDR_Simulation.AXI_testbench_0_u_dram_16_10.DQ_DQS_Drivers:READ: Bank = 0, Row = 0000, Col = 068, Data = 003f
# At Time 760677731 ps AXI_LPDDR_Simulation.AXI_testbench_0_u_dram_16_10.DQ_DQS_Drivers:READ: Bank = 0, Row = 0000, Col = 069, Data = 0000
# At Time 760680856 ps AXI_LPDDR_Simulation.AXI_testbench_0_u_dram_16_10.DQ_DQS_Drivers:READ: Bank = 0, Row = 0000, Col = 06a, Data = 5678
# At Time 760683981 ps AXI_LPDDR_Simulation.AXI_testbench_0_u_dram_16_10.DQ_DQS_Drivers:READ: Bank = 0, Row = 0000, Col = 06b, Data = 1234
# At Time 760687106 ps AXI_LPDDR_Simulation.AXI_testbench_0_u_dram_16_10.DQ_DQS_Drivers:READ: Bank = 0, Row = 0000, Col = 06c, Data = 0040
# At Time 760690231 ps AXI_LPDDR_Simulation.AXI_testbench_0_u_dram_16_10.DQ_DQS_Drivers:READ: Bank = 0, Row = 0000, Col = 06d, Data = 0000
# At Time 760693356 ps AXI_LPDDR_Simulation.AXI_testbench_0_u_dram_16_10.DQ_DQS_Drivers:READ: Bank = 0, Row = 0000, Col = 06e, Data = 5678
# At Time 760696481 ps AXI_LPDDR_Simulation.AXI_testbench_0_u_dram_16_10.DQ_DQS_Drivers:READ: Bank = 0, Row = 0000, Col = 06f, Data = 1234
# Debug: At Time 762618351 ps AXI_LPDDR_Simulation.AXI_testbench_0_u_dram_16_10.Control_Logic:PRE: ADDR[10] = 0, B&ank = 00
# AXI_LPDDR_Simulation.AXI_testbench_0_u_dram_16_10.Power_down_chk: at Time 762668351 ps Entering Power-Down Mode
VMSIM 2>]
    
```

Figure 11 • Simulation Completed

Figure 12 shows the single AXI write and AXI read operation.




Figure 12 • Single Write and Read Operation

Figure 13 shows the 16-beat AXI burst write and read operation.




Figure 13 • 16-Beat AXI Burst Write and Read

Setting up the Hardware Demo

Use the following steps to setup the hardware demo:

1. Connect the jumpers on the IGLOO2 Evaluation Kit as shown in Table 2.

Table 2 • IGLOO2 FPGA Evaluation Kit Jumper Settings

Jumper	Pin (from)	Pin (to)	Comments
J22	1	2	default
J23	1	2	default
J24	1	2	default
J8	1	2	default
J3	1	2	default

CAUTION: While making the jumper connections, the power supply switch **SW7** must be switched off.

2. Connect the Power supply to the J6 connector, switch on the power supply switch, **SW7**.
3. Connect the FlashPro4 programmer to the J5 connector of the IGLOO2 Evaluation Kit.
4. Connect the Host PC USB port to the IGLOO2 Evaluation Kit board's J18 USB connector using the USB mini-B cable.

Figure 14 shows the board setup for running the IGLOO2 MDDR demo on the IGLOO2 Evaluation Kit.




Figure 14 • IGLOO2 Evaluation Kit

5. Ensure that the USB to UART bridge drivers are automatically detected. This can be verified in the **Device Manager** of the Host PC. The FTDI USB to UART converter enumerates four COM ports. For USB 2.0, note down the USB Serial Converter D COM port number to use it in the GUI. [Figure 15](#) shows the USB 2.0 Serial port properties. As shown in [Figure 15](#), COM10 is connected to USB Serial Converter D. Refer to "[Appendix B: Finding the Correct COM Port Number When Using the USB 3.0](#)" on page 34 for finding the correct COM port in USB 3.0.




Figure 15 • USB Serial 2.0 Port Properties

6. If the USB to UART bridge drivers are not installed, download and install the drivers from www.microsemi.com/soc/documents/CDM_2.08.24_WHQL_Certified.zip.

Programming the Demo Design

Use the following steps to program the demo:

1. Download the demo design from: www.microsemi.com/download/rsc/?f=IGLOO2_MDDR_Demo
2. Switch **ON** the SW7 power supply switch.
3. Launch the FlashPro software.
4. Click **New Project**.
5. In the **New Project** window, type the project name as IGL2_MDDR_Demo.




Figure 16 • FlashPro New Project

6. Click **Browse** and navigate to the location where you want to save the project.
7. Select **Single device** as the **Programming mode**.
8. Click **OK** to save the project.

Setting up the Device

Use the following steps to configure the device:

1. Click **Configure Device** on the FlashPro GUI.
2. Click **Browse** and navigate to the location where the IGL2_MDDR_Demo.stp file is located and select the file. The default location is:
`<download_folder>\IGL2_MDDR_Demo\programming_file\.`
3. Click **Open**. The required programming file is selected and is ready to be programmed in the device.




Figure 17 • FlashPro Project Configured

Programming the Device

Use the following steps to start programming the device:

1. Click **PROGRAM** to start programming the device. Wait until you get a message indicating that the **PROGRAM PASSED**.




Figure 18 • FlashPro Program Passed

- Click **Connect**. The connection status along with the COM Port and Baud rate is shown in the left bottom corner of the screen. Figure 20 shows the connection status of the utility.




Figure 20 • IGL2_MDDR_Demo – Connection Status

Performing a Single Data Transfer

For a single write or read operation, the AXI Master logic is configured to transfer a burst length of 1 (that is, 8 bytes). For a write operation, the utility sends a 32-bit address and 64-bit (8 bytes) data. The data is then written to the LPDDR SDRAM. For a read operation, the utility sends a 32-bit address and receives 64-bit data from LPDDR and is displayed in the utility.

To perform a single data transfer, follow the below mentioned steps:

- Select the **Data Transfer Type as Single (8 bytes)**.
- A 64-bit aligned address is required in the address field. Enter a 32-bit HEX Address in the range 0x00000000 - 0x03FFFFFF8. When a non 64-bit aligned address is provided, the GUI converts it to 64-bit aligned address and performs the write/read. Refer to "Appendix C: Performing Write/Read Operation When Non 64-Bit Aligned Address is Provided" on page 36 to perform write/read when non 64-bit aligned address is provided.
- In the **Data** field, enter a 64-bit data in HEX format.
- Click **Write**. The entered data is written to the LPDDR memory.

- Figure 21 shows the **Address** and **Data** values entered for a Single Write operation.




Figure 21 • Single Write Operation

- To verify the write operation, perform a read operation to the same address where the data was written.
- Press **C** to clear the data present in the **Data** field. Figure 22 highlights the Clear button, **C**.




Figure 22 • Clear the Data Field

- Click **Read** to read the data from the LPDDR SDRAM.

Figure 23 shows the data read from the LPDDR SDRAM.




Figure 23 • Single Read Operation

9. Compare the read and write data. The write and read data being same establishes that the write and read operations to the LPDDR SDRAM were successful.

Performing Burst Data Transfer

For a burst write or read operation, the AXI Master logic is configured to transfer a burst length of 16 (that is, 128 bytes). In this demo, 16 transfers of 16-beat burst operations is implemented, that is, 16 (transfers) x 16-beat burst data = 2048 bytes data). For a write operation, the utility sends a 32-bit initial address and 64-bit (8 bytes) initial data. After the initial write operation, incremental data is written. For a read operation, the utility sends a 32-bit address and receives 2048 bytes of data from the LPDDR SDRAM and the data is displayed in the utility.

To perform a burst data transfer, follow the below mentioned steps:

1. Select the **Data Transfer Type** as **Burst (2048 bytes)**.
2. A 64-bit aligned address is required in the address field. Enter a 32-bit HEX Address in the range 0x00000000 - 0x03FFF7F8. When a non 64-bit aligned address is provided, the GUI converts it into 64-bit aligned address and performs the write/read operation. Refer to "[Appendix C: Performing Write/Read Operation When Non 64-Bit Aligned Address is Provided](#)" on page 36 to perform write/read when non 64-bit aligned address is provided.
3. In the **Data** field, enter a 64-bit data in HEX format.
4. Click **Write**. The entered data is written to the Address location specified in the Address filed and then the data is incremented by 1 and written to the next address location. This is repeated 256 times to write all the 2048 bytes of data.

- Figure 24 shows the **Address** and **Data** values entered for a Burst Write operation.




Figure 24 • Burst Write operation

- To verify the write operation, perform a read operation to the same address where the data was written.
- Click **Read**. All the 2048 bytes of data that was written to the LPDDR was read and the read data was displayed in the **LPDDR Burst Read** panel. Figure 25 shows the burst read data.




Figure 25 • Burst Read Operation

- Click **Exit** to exit the utility.

Conclusion

This demo shows how to perform Read/Write operations to LPDDR SDRAM using IGLOO2 MDDR controller. Options are provided to simulate the design using a SmartDesign testbench and validate the design on the IGLOO2 Evaluation Kit using a GUI interface.

Superseded

Appendix A: Configuring the MDDR Controller

This section describes how to configure the MDDR Controller registers using Libero SoC. Configuration options for MDDR are available at the **MDDR** tab of the **Memories** tab in System Builder. Figure 26 shows the **MDDR** tab.

The IGLOO2 Evaluation Kit has the LPDDR memory from Micron. All values provided here are from the Micron datasheet, part number, MT46H32M16LF.

Note: The *Automotive Mobile Low-Power DDR SDRAM* datasheet is available for download from Micron website.




Figure 26 • System Builder - Memories - MDDR Tab

MDDR Configuration Tab

When using an external memory, the memory controller must wait for the memory to initialize (settling time) before accessing it. Since the IGLOO2 Evaluation Kit is using the LPDDR memory, the DDR Controller has to wait at least 200us. Provide 200 as the value for the field, **DDR memory settling time (us)**.

Note: All the values provided here are from the Micron datasheet. The parameters can be configured according to the user's requirements.

General

This section shows the configurations of the **General** tab.

- **Memory Type:** LPDDR
- **Data Width:** 16

Figure 27 shows the **General** tab after configuration parameters are set.




Figure 27 • System Builder MDDR Configuration – General Tab

Memory Initialization

This section shows the configurations of the **Memory Initialization** tab.

- **Burst length:** 8
- **Burst Order:** Interleaved
- **Timing Mode:** 1T
- **CAS Latency:** 3
- **Self Refresh Enabled:** No
- **Auto Refresh Burst Count:** 8
- **Power Down Enabled:** Yes
- **Stop the clock:** No
- **Deep Power Down enabled:** No
- **No Activity clocks for Entry:** 320

Figure 28 shows the **Memory Initialization** tab after configuration parameters are set.




Figure 28 • System Builder MDDR Configuration – Memory Initialization Tab

Memory Timing:

This section shows the configurations of the **Memory Timing** tab.

- **Time To Hold Reset Before INIT** – 0 clks
- **MRD**: 4 clks
- **RAS (Min)**: 8 clks
- **RAS (Max)**: 8192 clks
- **RCD**: 6 clks
- **RP**: 7 clks
- **REFI**: 3104 clks
- **RC**: 5 clks
- **XP**: 3 clks
- **CKE**: 3 clks
- **RFC**: 79 clks
- **FAW**: 0 clks

Figure 29 shows the **Memory Timing** tab after configuration parameters are set.




Figure 29 • System Builder MDDR Configuration – Memory Timing Tab

Appendix B: Finding the Correct COM Port Number When Using the USB 3.0

FTDI USB to UART converter enumerates the four COM ports. In USB 3.0, the four available COM ports are in Location 0. Figure 30 shows the USB 3.0 Serial port properties.




Figure 30 • USB 3.0 Serial Port Properties

To find out the correct COM port, program the IGLOO2 Evaluation Kit board with provided programming file. Connect each available COM port and click **Write**. If wrong COM port is selected, the GUI displays the read error. Try with all four available COM ports until this message disappears. Figure 31 shows the read error message.




Figure 31 • Read Error

Appendix C: Performing Write/Read Operation When Non 64-Bit Aligned Address is Provided

When a non 64-bit aligned address is provided in the GUI, the GUI converts it into the 64-bit aligned address (0, 8,10,18,20,28,30,38 ...) and performs the write/read operation.

1. Enter the non 64-bit aligned 32-bit address in HEX format.
2. Enter the 64-bit data in HEX format.

Figure 32 shows the non 64-bit aligned address entered in the GUI.




Figure 32 • Non 64-Bit Aligned Address

3. Click **Write** to perform write operation. GUI converts the address into 64-bit aligned address and performs the write operation.

Figure 33 shows the GUI pop up information message and converted 64-bit aligned address.




Figure 33 • Converted 64-Bit Aligned Address

Superseded

Product Support

Microsemi SoC Products Group backs its products with various support services, including Customer Service, Customer Technical Support Center, a website, electronic mail, and worldwide sales offices. This appendix contains information about contacting Microsemi SoC Products Group and using these support services.

Customer Service

Contact Customer Service for non-technical product support, such as product pricing, product upgrades, update information, order status, and authorization.

From North America, call 800.262.1060

From the rest of the world, call 650.318.4460

Fax, from anywhere in the world, 408.643.6913

Customer Technical Support Center

Microsemi SoC Products Group staffs its Customer Technical Support Center with highly skilled engineers who can help answer your hardware, software, and design questions about Microsemi SoC Products. The Customer Technical Support Center spends a great deal of time creating application notes, answers to common design cycle questions, documentation of known issues, and various FAQs. So, before you contact us, please visit our online resources. It is very likely we have already answered your questions.

Technical Support

Visit the Customer Support website (www.microsemi.com/soc/support/search/default.aspx) for more information and support. Many answers available on the searchable web resource include diagrams, illustrations, and links to other resources on the website.

Website

You can browse a variety of technical and non-technical information on the SoC home page, at www.microsemi.com/soc.

Contacting the Customer Technical Support Center

Highly skilled engineers staff the Technical Support Center. The Technical Support Center can be contacted by email or through the Microsemi SoC Products Group website.

Email

You can communicate your technical questions to our email address and receive answers back by email, fax, or phone. Also, if you have design problems, you can email your design files to receive assistance. We constantly monitor the email account throughout the day. When sending your request to us, please be sure to include your full name, company name, and your contact information for efficient processing of your request.

The technical support email address is soc_tech@microsemi.com.

My Cases

Microsemi SoC Products Group customers may submit and track technical cases online by going to [My Cases](#).

Outside the U.S.

Customers needing assistance outside the US time zones can either contact technical support via email (soc_tech@microsemi.com) or contact a local sales office. [Sales office listings](#) can be found at www.microsemi.com/soc/company/contact/default.aspx.

ITAR Technical Support

For technical support on RH and RT FPGAs that are regulated by International Traffic in Arms Regulations (ITAR), contact us via soc_tech_itar@microsemi.com. Alternatively, within [My Cases](#), select **Yes** in the ITAR drop-down list. For a complete list of ITAR-regulated Microsemi FPGAs, visit the [ITAR](#) web page.

Interfacing IGLOO2 FPGA with External LPDDR Memory Through MDDR Controller2014

Superseded

Superseded

Superseded



Microsemi

Microsemi Corporate Headquarters
One Enterprise, Aliso Viejo CA 92656 USA
Within the USA: +1 (949) 380-6100
Sales: +1 (949) 380-6136
Fax: +1 (949) 215-4996
E-mail: sales.support@microsemi.com

Microsemi Corporation (Nasdaq: MSCC) offers a comprehensive portfolio of semiconductor and system solutions for communications, defense and security, aerospace, and industrial markets. Products include high-performance and radiation-hardened analog mixed-signal integrated circuits, FPGAs, SoCs, and ASICs; power management products; timing and synchronization devices and precise time solutions, setting the world's standard for time; voice processing devices; RF solutions; discrete components; security technologies and scalable anti-tamper products; Power-over-Ethernet ICs and midspans; as well as custom design capabilities and services. Microsemi is headquartered in Aliso Viejo, Calif. and has approximately 3,400 employees globally. Learn more at www.microsemi.com.

© 2014 Microsemi Corporation. All rights reserved. Microsemi and the Microsemi logo are trademarks of Microsemi Corporation. All other trademarks and service marks are the property of their respective owners.