

# **Synopsys FPGA Synthesis Command Reference Manual**

---

January 2014

<https://solvnet.synopsys.com>

**SYNOPSYS®**

## Copyright Notice and Proprietary Information

Copyright © 2013 Synopsys, Inc. All rights reserved. This software and documentation contain confidential and proprietary information that is the property of Synopsys, Inc. The software and documentation are furnished under a license agreement and may be used or copied only in accordance with the terms of the license agreement. No part of the software and documentation may be reproduced, transmitted, or translated, in any form or by any means, electronic, mechanical, manual, optical, or otherwise, without prior written permission of Synopsys, Inc., or as expressly provided by the license agreement.

## Right to Copy Documentation

The license agreement with Synopsys permits licensee to make copies of the documentation for its internal use only.

Each copy shall include all copyrights, trademarks, service marks, and proprietary rights notices, if any. Licensee must assign sequential numbers to all copies. These copies shall contain the following legend on the cover page:

“This document is duplicated with the permission of Synopsys, Inc., for the exclusive use of \_\_\_\_\_ and its employees. This is copy number \_\_\_\_\_.”

## Destination Control Statement

All technical data contained in this publication is subject to the export control laws of the United States of America. Disclosure to nationals of other countries contrary to United States law is prohibited. It is the reader's responsibility to determine the applicable regulations and to comply with them.

## Disclaimer

SYNOPSYS, INC., AND ITS LICENSORS MAKE NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE.

## Registered Trademarks (®)

Synopsys, AEON, AMPS, Astro, Behavior Extracting Synthesis Technology, Cadabra, CATS, Certify, CHIPit, CoMET, CODE V, Design Compiler, DesignWare, EMBED-IT!, Formality, Galaxy Custom Designer, Global Synthesis, HAPS, HapsTrak, HDL Analyst, HSIM, HSPICE, Identify, Leda, LightTools, MAST, METeor, ModelTools, NanoSim, NOVeA, OpenVera, ORA, PathMill, Physical Compiler, PrimeTime, SCOPE, Simply Better Results, SiVL, SNUG, SolvNet, Sonic Focus, STAR Memory System, Syndicated, Synplicity, the Synplicity logo, Synplify, Synplify Pro, Synthesis Constraints Optimization Environment, TetraMAX, UMRBus, VCS, Vera, and YIELDirector are registered trademarks of Synopsys, Inc.

## Trademarks (™)

AFGen, Apollo, ARC, ASAP, Astro-Rail, Astro-Xtalk, Aurora, AvanWaves, BEST, Columbia, Columbia-CE, Cosmos, CosmosLE, CosmosScope, CRITIC, CustomExplorer, CustomSim, DC Expert, DC Professional, DC Ultra, Design Analyzer, Design Vision, DesignerHDL, DesignPower, DFTMAX, Direct Silicon Access, Discovery, Eclipse, Encore, EPIC, Galaxy, HANEX, HDL Compiler, Hercules, Hierarchical Optimization Technology, High-performance ASIC Prototyping System, HSIMplus, i-Virtual Stepper, IICE, in-Sync, iN-Tandem, Intelli, Jupiter, Jupiter-DP, JupiterXT, JupiterXT-ASIC, Liberty, Libra-Passport, Library Compiler, Macro-PLUS, Magellan, Mars, Mars-Rail, Mars-Xtalk, Milkyway, ModelSource, Module Compiler, MultiPoint, ORAengineering, Physical Analyst, Planet, Planet-PL, Polaris, Power Compiler, Raphael, RippledMixer, Saturn, Scirocco, Scirocco-i, SiWare, Star-RCXT, Star-SimXT, StarRC, System Compiler, System Designer, Taurus, Total-Recall, TSUPREM-4, VCSi, VHDL Compiler, VMC, and Worksheet Buffer are trademarks of Synopsys, Inc.

---

## Service Marks (sm)

MAP-in, SVP Café, and TAP-in are service marks of Synopsys, Inc.

SystemC is a trademark of the Open SystemC Initiative and is used under license.

ARM and AMBA are registered trademarks of ARM Limited.

Saber is a registered trademark of SabreMark Limited Partnership and is used under license.

All other product or company names may be trademarks of their respective owners.

Printed in the U.S.A  
January 2014

# Contents

---

## Chapter 1: Introduction

About Tcl Commands .....	8
Tcl Conventions .....	8
Tcl Scripts and Batch Mode .....	9
About the GUI Commands .....	10
Graphic User Interface Commands .....	10
Document Set .....	12

## Chapter 2: Tcl Commands

Alphabetical List of Commands .....	14
add_file .....	16
add_folder .....	19
check_fdc_query .....	20
command_history .....	23
constraint_file .....	24
encryptIP .....	25
encryptP1735 .....	29
export_project .....	30
get_env .....	32
get_option .....	32
hdl_define .....	33
hdl_param .....	34
impl .....	36
job .....	37
log_filter .....	38
log_report .....	39
open_design .....	40
open_file .....	41
partdata .....	41
program_terminate .....	42
program_version .....	43

project	43
project_data	50
project_file	51
project_folder	53
recording	54
report_clocks	55
run_tcl	55
sdc2fdc	56
set_option	57
status_report	80
synplify_pro	83
Tcl Command Categories	86

### Chapter 3: Tcl Find, Expand, and Collection Commands

find	90
Tcl Find Syntax	91
Tcl Find Syntax Examples	97
Tcl Find -filter Command	100
expand	106
Collection Commands	109
c_diff	110
c_info	111
c_intersect	111
c_list	112
c_print	113
c_syndiff	113
c_union	114
define_collection	115
define_scope_collection	116
get_prop	116
set	116
Object Query Commands	118
all_clocks	120
all_inputs	120
all_outputs	120
all_registers	121
get_cells	121
get_clocks	123
get_nets	125
get_pins	126

get_ports .....	128
Synopsys Standard Collection Commands .....	130
add_to_collection .....	131
append_to_collection .....	133
copy_collection .....	135
foreach_in_collection .....	136
get_object_name .....	138
index_collection .....	139
remove_from_collection .....	141
sizeof_collection .....	143

## Chapter 4: User Interface Commands

File Menu .....	146
New Command .....	147
Create Image Command .....	148
Build Project Command .....	150
Open Project Command .....	150
Edit Menu .....	151
Find Command (Text) .....	153
Find Command (In Project) .....	154
Find Command (HDL Analyst) .....	155
Find in Files Command .....	159
Replace Command .....	160
Goto Command .....	161
View Menu .....	162
Toolbar Command .....	165
View Sheets Command .....	166
View Log File Command .....	167
Project Menu .....	170
Add Source File Command .....	171
Change File Command .....	173
Set VHDL Library Command .....	174
Add Implementation Command .....	174
Convert Vendor Constraints Command .....	175
Archive Project Command .....	175
Un-Archive Project Command .....	177
Copy Project Command .....	180
Hierarchical Project Options Command .....	182
Implementation Options Command .....	183
Device Panel .....	184

Options Panel . . . . .	185
Constraints Panel . . . . .	187
Implementation Results Panel . . . . .	189
Timing Report Panel . . . . .	191
VHDL Panel . . . . .	192
Verilog Panel . . . . .	195
Compiler Directives and Design Parameters . . . . .	197
Push Tristates Option . . . . .	202
Place and Route Panel . . . . .	204
Import Menu . . . . .	204
Run Menu . . . . .	205
Run Tcl Script Command . . . . .	208
Run All Implementations Command . . . . .	209
Job Status Command . . . . .	210
Launch Identify Instrumentor Command . . . . .	211
Launch Identify Debugger Command . . . . .	212
Launch SYNCore Command . . . . .	213
SYNCore FIFO Wizard . . . . .	215
SYNCore RAM Wizard . . . . .	224
SYNCore Byte-Enable RAM Wizard . . . . .	228
SYNCore ROM Wizard . . . . .	231
SYNCore Adder/Subtractor Wizard . . . . .	235
SYNCore Counter Wizard . . . . .	239
Configure and Launch VCS Simulator Command . . . . .	242
Analysis Menu . . . . .	252
Timing Report Generation Parameters . . . . .	253
HDL Analyst Menu . . . . .	264
HDL Analyst Menu: RTL and Technology View Submenus . . . . .	264
HDL Analyst Menu: Hierarchical and Current Level Submenus . . . . .	265
HDL Analyst Menu: Filtering and Flattening Commands . . . . .	267
HDL Analyst Menu: Timing Commands . . . . .	271
HDL Analyst Menu: Analysis Commands . . . . .	271
HDL Analyst Menu: Selection Commands . . . . .	275
HDL Analyst Menu: FSM Commands . . . . .	275
Options Menu . . . . .	276
Configure Compile Point Process Command . . . . .	277
Project View Options Command . . . . .	280
Editor Options Command . . . . .	285
Place and Route Environment Options Command . . . . .	288
HDL Analyst Options Command . . . . .	289



Configure External Programs Command .....	294
Tech-Support Menu .....	296
Submit Support Request Command .....	296
Web Support Command .....	299
Web Menu .....	301
Check Resource Center Messages Command .....	302
Configure Resource Center Command .....	304
Help Menu .....	305
Preferred License Selection Command .....	306
Tip of the Day Command .....	307

## **Chapter 5: GUI Popup Menu Commands**

Popup Menus .....	309
Watch Window Popup Menu .....	310
Tcl Window Popup Menu .....	310
Text Editor Popup Menu .....	311
Log File Popup Menu .....	311
FSM Viewer Popup Menu .....	313
Project View Popup Menus .....	315
Project Management Commands .....	315
Project Management View Popup Folder Commands .....	319
File Options Popup Menu Command .....	321
Copy File Popup Menu Command .....	323
Change Implementation Popup Menu Commands .....	323
Show Compile Points Popup Menu Command .....	324
Project Options Popup Menu Command .....	324
Add P&R Implementation Popup Menu Command .....	325
Options for Place & Route Jobs Popup Menu Command .....	327
RTL and Technology Views Popup Menus .....	329



## CHAPTER 1

# Introduction

---

This document is part of a set that includes reference and procedural information for the Synopsys<sup>®</sup> Synplify Pro<sup>®</sup> FPGA synthesis tool.

This document describes the commands available in the synthesis tools. Throughout the documentation, features and procedures described apply to all tools unless specifically stated otherwise.

This chapter includes the following introductory information:

- [About Tcl Commands](#), on page 8
- [About the GUI Commands](#), on page 10
- [Document Set](#), on page 12

## About Tcl Commands

Tcl (Tool Command Language) is a popular scripting language for controlling software applications. Synopsys has extended the Tcl command set with additional commands that you can use to run the Synopsys FPGA programs. These commands are not intended for use in controlling interactive debugging, but you can use them to run synthesis multiple times with alternate options to try different technologies, timing goals, or constraints on a design.

Tcl scripts are text files that have a `tcl` file extension and contain a set of Tcl commands designed to complete a task or set of tasks. In the Synplify Pro tool, you can also run Tcl scripts through the Tcl window (see [Tcl Script Window, on page 56](#)).

The Synopsys FPGA Tcl commands are described here. For information on the standard Tcl commands, syntax, language, and conventions, refer to the Tcl online help (Help->TCL Help).

## Tcl Conventions

Here is a list of conventions to respect when entering Tcl commands and/or creating Tcl scripts.

- Tcl is case sensitive.
- Comments begin with a hash mark or pound sign (#).
- Enclose all path names and filenames in double quotes (").
- Use a forward slash (/) as the separator between directory and path names (even on the Microsoft® Windows® operating system). For example:

```
designs/big_design/test.v
```

## Tcl Scripts and Batch Mode

For procedures for creating Tcl scripts and using batch mode, see [Working with Tcl Scripts and Commands, on page 464](#) in the *User Guide*:

- [Running Batch Mode on a Project File](#), on page 458
- [Running Batch Mode with a Tcl Script](#), on page 459
- [Generating a Job Script](#), on page 465
- [Creating a Tcl Synthesis Script](#), on page 466
- [Using Tcl Variables to Try Different Clock Frequencies](#), on page 468
- [Running Bottom-up Synthesis with a Script](#), on page 470

# About the GUI Commands

The FPGA synthesis tools include a graphical user interface (GUI) as well as a command line capability. Most commands have GUI and command line versions, so you can use either method to specify commands.

The commands that are available vary with the capabilities of synthesis tools. The following sections give you an overview of the commands in various tools:

- [Graphic User Interface Commands](#), on page 10
- [Tcl Commands](#), on page 12

## Graphic User Interface Commands


The GUI commands are accessed from the software graphical interface. Most commands open dialog boxes where you can specify parameters for the command.

The GUI provides a few ways to access commands:

- [Menus](#), on page 10
- [Context-sensitive Popup Menus](#), on page 11
- [Toolbars](#), on page 11
- [Keyboard Shortcuts](#), on page 11
- [Buttons and Options](#), on page 12
- [Tcl Commands](#), on page 12

### Menus

The set of commands on the pull-down menus in the menu bar varies depending on the view, design status, task to perform, and selected object(s). For example, the File menu commands in the Project view differ slightly from those in the RTL view. Menu commands that are not available for the current context are grayed out. The menu bar in the Project view is shown below:



File Edit View Project Import Run Analysis HDL-Analyst Options Window Tech-Support Web Help

The individual menus, their commands, and the associated dialog boxes are described in the following sections:

- [File Menu](#), on page 146
- [Edit Menu](#), on page 151
- [View Menu](#), on page 162
- [Project Menu](#), on page 170
- [Import Menu](#), on page 204
- [Run Menu](#), on page 205
- [Analysis Menu](#), on page 252
- [HDL Analyst Menu](#), on page 264
- [Options Menu](#), on page 276
- [Tech-Support Menu](#), on page 296
- [Web Menu](#), on page 301
- [Help Menu](#), on page 305

## Context-sensitive Popup Menus

Popup menus, available by right-clicking, offer access to commonly used commands that are specific to the current context. See [Popup Menus, on page 309](#), [Project View Popup Menus, on page 315](#), and [RTL and Technology Views Popup Menus, on page 329](#) for information on individual popup menus.

## Toolbars

Toolbars contain icons associated with commonly used commands. For more information about toolbars, see [Toolbars, on page 85](#).

## Keyboard Shortcuts

Keyboard shortcuts are available for commonly used commands. The shortcut appears next to the command in the menu. See [Keyboard Shortcuts, on page 93](#) for details.

## Buttons and Options

The Project view has buttons for quick access to commonly used commands and options. See [Buttons and Options, on page 101](#) for details.

## Tcl Commands

You can enter the Tcl (Tool Command Language) commands directly in the Tcl window, or include them in Tcl scripts that you can run in batch mode. For more information about Tcl commands, see [Chapter 14, Scripts](#).

# Document Set

This document is part of a series of books included with the Synopsys FPGA synthesis software tools. The set consists of the following books that are packaged with the tool:

- *FPGA Synthesis User Guide*
- *FPGA Synthesis Reference Manual*
- *FPGA Command Reference Manual*
- *FPGA Attributes and Directives Manual*



## CHAPTER 2

# Tcl Commands

---

This chapter describes supported Tcl commands. The Tcl commands appear in alphabetical order.

- [Alphabetical List of Commands](#), on page 14
- [Tcl Command Categories](#), on page 86

# Alphabetical List of Commands

The commands are listed in alphabetical order. The find, expand, and collection commands appear below, but are described in [Tcl Find, Expand, and Collection Commands](#), on page 89.

- [add\\_file](#), on page 16
- [add\\_folder](#), on page 19
- [check\\_fdc\\_query](#), on page 20
- [command\\_history](#), on page 23
- [constraint\\_file](#), on page 24
- [encryptIP](#), on page 25
- [encryptP1735](#), on page 29
- [export\\_project](#), on page 30
- [get\\_env](#), on page 32
- [get\\_option](#), on page 32
- [hdl\\_define](#), on page 33
- [hdl\\_param](#), on page 34
- [impl](#), on page 36
- [job](#), on page 37
- [log\\_filter](#), on page 38
- [log\\_report](#), on page 39
- [open\\_design](#), on page 40
- [open\\_file](#), on page 41
- [partdata](#), on page 41
- [program\\_terminate](#), on page 42
- [program\\_version](#), on page 43
- [project](#), on page 43
- [project\\_data](#), on page 50

- [project\\_file](#), on page 51
- [project\\_folder](#), on page 53
- [recording](#), on page 54
- [report\\_clocks](#), on page 55
- [run\\_tcl](#), on page 55
- [sdc2fdc](#), on page 56
- [set\\_option](#), on page 57
- [status\\_report](#), on page 80
- [synplify\\_pro](#), on page 83

## add\_file

The `add_file` command adds one or more files to a project.

### Syntax

```
add_file [-filetype] fileName [ fileName [ ... ] ]
```

```
add_file -verilog fileName [ fileName [ ... ] ] [-folder folderName]
```

```
add_file -vhdl [-lib libName[ libName ] ] fileName [ fileName [ ... ] ] [-folder folderName]
```

```
add_file -include fileName [ fileName [ ... ] ]
```

```
add_file -vlog_std standard fileName [ fileName [ ... ] ]
```

<i>-filetype</i>	Specifies the type of file being added to the project (files are placed in folders according to their file types; including this argument overrides automatic filename-extension placement). See <a href="#">Filename Extensions, on page 18</a> for a list of the recognized file types.
------------------	---

<i>fileName</i>	Specifies the name of the file being added to the project. Files are added to the individual project folders according to their filename extensions (View Project Files in Folders must be set in the Project View Options dialog box). You can add multiple files by separating individual filenames with a space, and you can specify different file types (extensions) within the same command.
-----------------	--

<i>-verilog or -vhdl</i>	<p>Adds HDL files with non-standard extensions to the Verilog or VHDL directory, so that they can be compiled with the project. For example, the following command adds the file <code>alu.v.new</code> to the project's verilog directory:</p> <pre>% add_file -verilog /designs/megachip/alu.v.new</pre> <p>If you do not specify <code>-verilog</code>, the file is added to the Other directory (<code>new</code> is not a recognized Verilog extension), and the file would not be compiled with the files in the Verilog directory.</p>
--------------------------	---

---

[-lib <i>libName</i> ]	<p>Specifies the library associated with VHDL files. The default library is <i>work</i>. The <i>-lib</i> option sets the VHDL library to <i>libName</i>.</p> <p><b>Note:</b> You can also specify multiple libraries for VHDL files. For example:</p> <pre>add_file -vhdl -lib {mylib,work} "ff.vhd"</pre> <p>Both the logical and physical libraries must be specified in the Project file (if you only specify the logical library associated with the VHDL files, the compiler treats the module as a black box).</p>
[-folder <i>folderName</i> ]	<p>Creates logical folders with custom files in various hierarchy groupings within your Project view. For example:</p> <pre>add_file -verilog -folder memory "ram_1.v" add_file -verilog -folder memory "C:/examples/verilog/common_rtl/memory/ram_1.v"</pre>
-include	<p>Indicates that the specified file is to be added to the project as an include file (include files are added to the Include directory regardless of their extension). Include files are not passed to the compiler, but are assumed to be referenced from within the HDL source code. Adding an include file to a project, although not required, allows it to be accessed in the user interface where it can be viewed, edited, or cross-probed.</p>
-vlog_std <i>standard</i>	<p>Overrides the global Verilog standard for an individual file. The accepted values for <i>standard</i> are <i>v95</i> (Verilog 95), <i>v2001</i> (Verilog 2001), and <i>sysv</i> (SystemVerilog). The file (<i>fileName</i>) is added to the Verilog folder in the project; the specified standard is listed after the filename in the project view and is enclosed in angle brackets (for example, <i>commchip.v &lt;sysv&gt;</i>). Note that when you add a SystemVerilog file (a file with an <i>sv</i> extension) to a project, the <i>add_file</i> entry in the project file includes the <i>-vlog_std standard</i> string.</p> <p>The default standard for new projects is SystemVerilog. For Verilog 2005 extensions, use <i>sysv</i> (SystemVerilog).</p>

---

## Filename Extensions

Files with the following extensions are automatically added to their corresponding project directories; files with any other extension are added to the Other directory. The *-filetype* argument overrides automatic filename extension placement.

Extension	-Filetype	Project Folder
.adc	-analysis_constraint	Analysis Design Constraint
.edf, .edn	-edif	EDIF
.fdc	-fpga_constraint/-constraint	Logic Constraints (FDC)
.sdc	-constraint	Logic Constraints (SDC)
.sv <sup>1</sup>	-verilog	Verilog
.tcl	-tcl	Tcl Script
.v	-verilog	Verilog
.vhd, .vhdl	-vhdl	VHDL
any	-include	Include


1. Use the .sv format for SystemVerilog keyword support. Both Verilog and SystemVerilog formats are added to the Verilog folder.

## Example: Add Files

Add a series of VHDL files to the VHDL directory and add an include file to the project:

```
% add_file /designs/sequencer/top.vhd
% add_file /designs/sequencer/alu.vhdl
% add_file -vhdl /designs/sequencer/reg.vhd.fast
% add_file -include /designs/std/decode.vhd
```

The corresponding directory structure in the Project view is shown in the following figure:



## add\_folder

The `add_folder` command adds a custom folder to a project.

### Syntax

**add\_folder** *folderName*

Creates logical folders with files in various custom hierarchy groupings within your Project view. These custom folders can be specified with any name or hierarchy level.

```
add_folder verilog
```

```
add_folder verilog/common_rtl
```

```
add_folder verilog/common_rtl/prep
```

For more information about custom folders, see [Managing Project File Hierarchy](#), on page 64 in the *User Guide*.

## check\_fdc\_query

Runs the constraint checker for constraints using the `get_*` and/or `all_*` query commands specified in the timing constraint file for the project.

### Syntax

```
check_fdc_query [-full_check]
```

### Arguments and Options

#### -full\_check

Runs the full constraint checker before checking the query commands. The default is to run the `check_fdc_query` command without this option.

When the `-full_check` option is *not* specified, the command only runs the constraint syntax checker, which reduces runtime significantly, since most objects being searched are found in pre-mapping and do not require full mapping to be run. However, this option does not find bit-blasted registers and objects using the advanced `-filter @property ==` commands, where the property is created or applied during mapping because it requires optimizations such as register replication.

For example, if a 4-bit RAM output is targeted with the `get_cell` command, the differences in the results are shown below:

Command	Run Stage	Results
Default (without <code>-full_check</code> )	Pre-mapping	ram_out [3:0]
With <code>-full_check</code>	Mapping	ram_out [3] ram_out [2] ram_out [1] ram_out [0]



## Description

The `check_fdc_query` command reads the `fdc` constraint file of the current project file. It runs the constraint checker for the following object query commands that are used with FDC constraints:

<b>all_* Commands</b>	<b>get_* Commands</b>
<code>all_clocks</code>	<code>get_cells</code>
<code>all_inputs</code>	<code>get_clocks</code>
<code>all_outputs</code>	<code>get_nets</code>
<code>all_registers</code>	<code>get_pins</code>
	<code>get_ports</code>

The report provides feedback on how these query commands are applied and ensures that the commands are used properly with constraints in the constraint file.

Collections created with `define_scope_collection`, `find`, and `expand` are not covered by this Tcl command. You can check these SCOPE collections in the HDL Analyst and the SCOPE interface. The report does not cover the `define_io_standard` constraint either.

## Example

Invoke `check_fdc_query` from the Tcl command line for the project. You can also invoke it from a shell window.

The command writes out the results of the object query commands to the `projectName_cck_fdc.rpt` file that opens in the GUI. You may need to run the constraint checker (Run->Constraint Check) to find additional issues with constraints.

The following example shows the results of running the constraint checker in the *projectName\_cck\_fdc.rpt* file.

```
FDC query commands results
*****
#####
# 1019 : set_multicycle_path 2 -from [get_cells -hier {*[4]}]
# line 175 in :
C:/check_fdc_query/all_clocks/test1_basic/top_translated.fdc
Results of query command: get_cells -hier {*[4]}
    (none)
#####
# 1027 : set_multicycle_path 3 -to [all_clocks]
# line 196 in :
C:/check_fdc_query/all_clocks/test1_basic/top_translated.fdc
Results of query command: all_clocks
    clka
    clkb
    dcm|CLK0_BUF_clock_CLKIN1
    dcm|clk0_i_clock_CLKIN1
    dcm|CLK0_BUF_1_clock_CLKIN1
```

The syntax checker reports the object query commands and any issues it found and writes them to the *projectName\_scck.rpt* file.

```

# Synopsys Constraint Checker (syntax only), version map610dev,
Build 1085R
# Copyright (C) 1994-2013, Synopsys, Inc.
# Written on Tue Apr 30 15:39:07 2013
##### DESIGN INFO
#####
Top View:                "top"
Constraint File(s):
"C:\check_fdc_query\all_clocks\test1_basic\top_translated.fdc"

"C:\builds\syn201309_063R\lib\fdc_query.fdc"

# Run constraint checker to find more issues with constraints.
#####
#####

No issues found in constraint syntax.

Clock Summary
*****
Start
Requested      Requested      Clock
Clock      Frequency  Period    Type          Group          Clock
-----
-----
clka        100.0 MHz    10.000    declared      default_clkgroup
clkb        50.0 MHz     20.000    declared      default_clkgroup
dcm|CLK0_BUF_clock_CLKIN1
          200.0 MHz     5.000    derived (from clka) default_clkgroup
dcm|CLK0_BUF_1_clock_CLKIN1
          50.0 MHz     20.000    derived (from clka) default_clkgroup
=====

```

## See Also

- [Constraint Checking, on page 159](#)
- [Constraint Checking Report, on page 272](#)

## command\_history

Displays a list of the Tcl commands executed during the current session.

## Syntax

**command\_history** [-save *filename*]

## Arguments and Options

### -save

Writes the list of Tcl commands to the specified *filename*.

## Description

The `command_history` command displays a list of the Tcl commands executed during the current session. Including the `-save` option, saves the commands to the specified file to create Tcl scripts.

## Examples

```
command_history -save C:/DesignsII/tut/proto/myTclScript.tcl
```

## See Also

- [recording, on page 54](#)

## constraint\_file

The `constraint_file` command manipulates the constraint files used by the active implementation.

## Syntax

**constraint\_file**

**-enable** *constraintFileName*

**-disable** *constraintFileName*

**-list**

**-all**

**-clear**

The following table describes the command arguments.

Option	Description
<b>-enable</b>	Selects the specified constraint file to use for the active implementation.
<b>-disable</b>	Excludes the specified constraint file from being used for the active implementation
<b>-list</b>	Lists the constraint files used by the active implementation
<b>-all</b>	Selects (includes) all the project constraint files for the active implementation.
<b>-clear</b>	Clears (excludes) all the constraint files for the active implementation

## Examples

List all constraint files added to a project, then disable one of these files for the next synthesis run.

```
% constraint_file -list  
attributes.fdc clocks1.fdc clocks2.fdc eight_bit_uc.fdc  
% constraint_file -disable eight_bit_uc.fdc
```

Disable all constraint files previously enabled for the project, then enable only one of them for the next synthesis run.

```
% constraint_file -clear  
% constraint_file -enable clocks2.fdc
```

## encryptIP

Runs a Perl script that lets IP vendors provide encrypted evaluation IP to synthesis users. The IP is encrypted using the OpenIP scheme. You can download the encryptIP Perl script from SolvNet. See the article published at <https://solvnet.synopsys.com/retrieve/032343.html>.

For additional information about the script, see [The encryptIP Script](#), on [page 662](#) in the *Reference Manual*.

## Syntax

### encryptIP

```
-in | input inputFile
-out | output outputFile
-c | cipher "{des-cbc | 3des-cbc | aes128-cbc}"
-k | key symmetricEncryptionKeyInTextFormat
-kx | keyx symmetricEncryptionKeyInHexadecimalFormat
-bd | build_date ddmmyyyy
-om | outputmethod "{plaintext | blackbox | persistent_key}"
-incv | includevendor vendorKeyBlock
-dkn | datakeyname sessionKeyName
-dko | datakeyowner sessionKeyOwner
-a | author dataAuthor
-v | verbose
```

You must specify all required parameters.

-in   input	Names the input RTL file to be encrypted.
-out   output	Names the output file generated after encryption.
-c   cipher	<p>Specifies the symmetric encryption cipher. The keylength must match the algorithm being used, with each character using 8 bits.</p> <ul style="list-style-type: none"> <li>des-cbc specifies the Data Encryption Standard (DES); uses a 64-bit key.</li> <li>3des-cbc specifies the Triple Data Encryption Standard (Triple DES); uses a 192-bit key.</li> <li>aes128-cbc specifies the Advanced Encryption Standard (AES Rijndael); uses a 128-bit key.</li> </ul> <p>See <a href="#">Encryption and Decryption Methodologies</a>, on page 657 in the <i>Command Reference</i> for an overview. For information about how symmetric encryption fits into the encryption flow, see <a href="#">Encryption and Decryption</a>, on page 433 in the <i>User Guide</i>.</p>
-k   key	Specifies the symmetric data decryption key used to encode your RTL data block. The key is in text format, and can be any string (e.g. ABCDEFG). The exact length of the key depends on the data method you use. In a future release, this key will be automatically generated if you do not specify one.
-kx   keyx*	Optional parameter. Specifies the symmetric encryption key in hexadecimal format.

-bd   build_date	Specifies a date (ddmmmyyyy). The IP only works in Synplicity software released after the specified date. It is recommended that you use a date in January 2008 or later. For example:16FEB2008. This option lets you force users to use newer Synopsys FPGA releases that contain more security features. Contact Synopsys if you need help in deciding what build date to use.
-om   outputmethod	Determines how the IP is treated in the output after synthesis: <ul style="list-style-type: none"> <li>plaintext specifies that the IP is unencrypted in the synthesis netlist.</li> <li>blackbox specifies that the IP is treated as a black box, and only interface information is in the output.</li> <li>persistent_key is the default setting.</li> </ul> See <a href="#">Output Methods for encryptIP, on page 27</a> for more information.
-incv   includevendor	Optional parameter that specifies a key block for an EDA vendor, so that IP can be read by the vendor tools. C
-dkn   datakeyname	Specifies a string that denotes your session key, that was used to encrypt your IP.
-dko   datakeyowner	Optional parameter that names the owner of the session key. The value can be any string.
-a   author	Optional parameter that names the author of the session key. The value can be any string.
-v   verbose	Specifies that the script run in verbose mode.

## Output Methods for encryptIP

You can control the level of IP protection in the synthesis output netlist by specifying an output method when you encrypt your IP by running the encryptIP script. For example, -om blackbox. The output method is included in the encrypted key block of your encrypted RTL. The table below shows the values for -om. See [Specifying the Script Output Method, on page 446](#) in the *User Guide* for guidelines on how to use these methods effectively.

Output Method	Description
blackbox	With this method, you cannot place and route the IP. This is because the output netlist contains the IP interface only and no IP contents. It only includes ports and connections; there are no nets or instances shown inside the IP.

Output Method	Description
plaintext	With this method, you can synthesize, run gate-level simulation, place, route, and implement an FPGA on the board that includes your IP. The output netlist contains your unencrypted IP, which is completely readable.
persistent_key	By default, the output is encrypted using the same session key and cipher you used to encrypt your IP for the synthesis tools.

### Effect of Output Method on Viewing IP

In the synthesis tools, the contents of the IP are always shown as black boxes, and you cannot view the contents. In the Technology view, you cannot view the initialization values for the LUT.

### Effect of Output Method on Output Constraints

After synthesis, the output constraints generated for the IP are not encrypted, regardless of the output method. They are always readable.

### Effect of Output Method on Output Netlist

The following table summarizes how different output methods affect the output:

Method (-om)	Output Netlist After Synthesis
blackbox	The output netlist contains the IP interface only and no IP content, and only includes IP ports and connections. The IPs are treated as black boxes, and there are no nets or instances shown inside the IP. This content applies to all netlist formats generated for different vendors, whether it is HDL (vnm or vhm), EDIF (edf or edn), or vqm.
plaintext	The output netlist contains your unencrypted IP, which is completely readable (nothing is encrypted).
persistent_key	The output netlist includes encrypted versions of the IP. Specifics differ, based on the target.



## encryptP1735

Runs a script that allows IP vendors to encrypt modules or components that can then be downloaded for evaluation or use by a Synopsys FPGA user.

The encryptP1735 script supports three different use models for encrypting RTL files. See [The encryptP1735 Script, on page 658](#) in the *Reference Manual* for more information on the use models and the files they use.

### Syntax

#### encryptP1735

```
-l | list listofFiles
[-pk | public_keys keyFileName]
[-sk | showkey]
[-verbose]
[-verilog]
[-vhdl]
[-log logFileName]
[-h | -help]
```

The following table describes the command-line arguments.

<b>-l   list</b>	Specifies a list of the files to be encrypted; <i>listofFiles</i> is a list of the non-encrypted HDL input files with each filename entry on a separate line.
<b>-pk   public_keys</b>	Specifies the public keys repository file. This file contains public keys for various tools. If the encryption envelope contains a key block with a particular keyowner and keyname, the public keys file is searched by the script to find a public key to use during key-block generation. See <a href="#">Public Keys Repository File, on page 659</a> in the <i>Reference Manual</i> for information about this file.
<b>-sk   showkey</b>	When used, the encryption script displays the session key in use (useful when random keys are used and the user wants to make a note of the key being used).
<b>-verbose</b>	Prints more detailed messages to the screen or log file.

<b>-verilog</b>	Specifies Verilog HDL file format when filename does not include a .v or .sv extension.
<b>-vhdl</b>	Specifies VHDL HDL file format when filename does not include a .vhd or .vhdl extension.
<b>-log</b>	Prints messages to the specified log file.

## Examples

The example below encrypts the files in mylist and uses the default keys.txt file as the public keys file. Resulting messages are written to the encrypt.log file.

```
perl encryptP1735.pl -l mylist -log encrypt.log
```

The following example illustrates a similar command using an explicit public-keys file:

```
perl encryptP1735.pl -l mylist -pk public_keys.txt
-log encrypt.log
```

## export\_project

Creates a new module- or instance-based subproject that you can export and insert into the current project. By default, HDL-dependent files are included in the subproject. Use the various options for this command to help you create the subproject easily in batch mode.

### Syntax

```
export_project -module moduleName | -instance instanceName
[-add_file fileName] [-filelist fileListName] [-no_default_hdl] [-run_type configType]
[-project projectName]
```

### Arguments and Options

**-module** *moduleName*

Specifies the target RTL module for performing module-base subproject export.

**-instance** *instanceName*

Specifies the target instance for performing instance-based subproject export. You can specify the instance using either FDC notation `{i:insta}`

or a hierarchy level such as `top.b1.a2`. If you do not specify an instance, a module-based subproject and all instances of the module are linked to the exported subproject by default.

**-add\_file** *fileName*

Adds HDL source files to the project. Use either a relative or absolute path, for the source files to be included in your project. These are additional files used in conjunction with the default HDL-dependent files.

**-filelist** *fileListName*

Specifies a file that contains a list of HDL source files to be included in the subproject. Add one entry per line for each HDL file, specifying either a relative or absolute path to the source files in *fileListName*. When you use this option, the files listed in *fileListName* replace the default files listed in the parent project (`prj`).

**-no\_default\_hdl**

Prevents the automatic adding of HDL-dependent files.

**-run\_type** *configType*

Specifies how to run the subproject for each implementation of the parent project. Choose one of the following configuration modes:

**top\_down** – Compiles the subproject, linking to the top-level project before mapping to a netlist.

**bottom\_up** – Maps the subproject to a netlist, before linking to the top-level project.

**-project** *projectName*

Specifies the project file name. Use either a relative or absolute path for the export subproject.

## Examples

```
export_project -instance b1
export_project -module bblock
export_project -instance c1.b2.a1 -add defines.h
export_project -instance a1 -filelist test_source
    -run_type bottom_up
export_project -module bblock -project ./bblock_inst_b1/bblock.prj
```

## get\_env

The `get_env` command reports the value of a predefined system variable.

## Syntax

**get\_env** *systemVariable*

Use this command to view system variable values. The following example shows you how to use the `get_env` command to see the value of the previously created `MY_PROJECT` environment variable. The `MY_PROJECT` variable contains the path to an HDL file directory, so `get_env` reports this path.

```
get_env MY_PROJECT
d:\project\hdl_files
```

In the project file or a Tcl script, you can define a Tcl variable that contains the environment variable. In this example, `my_project_dir` contains the `MY_PROJECT` variable, which points to an HDL file directory.

```
set my_project_dir [get_env MY_PROJECT]
```

Then, use the `$systemVariable` syntax to access the variable value. This is useful for specifying paths in your scripts, as in the following example which adds the file `myfile1.v` to the project.

```
add_file $my_project_dir/myfile1.v
```

## get\_option

The `get_option` command reports the settings of predefined project and device options. The options are the same as those for `set_option`. See [set\\_option, on page 57](#) for details.

## Syntax

**get\_option** -*optionName*

## hdl\_define

For Verilog designs, this command specifies values for Verilog text macros. You can specify text macro values that you would normally enter using the Verilog ``define` statement in a Verilog file included at the top of the synthesis project. The parameter value is valid for the current implementation only.

This command is equivalent to the `set_option -hdl_define` command.

## Syntax

**hdl\_define**

**-set** "*directive=value [directive=value ...]*"  
**-list**

Examples:

```
hdl_define -set "SIZE=32"
```

This statement specifies the value 32 for the SIZE directive; the following statement is written to the project file:

```
set_option -hdl_define -set "SIZE=32"
```

To define multiple directive values using hdl\_define, enclose the directives in quotes and use a space delimiter. For example:

```
hdl_define -set "SIZE=32 WIDTH=8"
```

The software writes the following statement to the prj file:

```
set_option -hdl_define -set "size=32 width=8"
```

## See Also

[Compiler Directives and Design Parameters, on page 197](#) for information on specifying compiler directives in the GUI.

## hdl\_param

The hdl\_param command shows or sets HDL parameter overrides. For the GUI equivalent of this command, select Project->Implementation Options->Verilog/VHDL.

## Syntax

```
hdl_param  
-add paramName  
-list | -set paramName {paramValue}  
-clear  
-overrides
```

The following table describes the command arguments.

Option	Description
<b>-add</b>	Adds a parameter override to the project.
<b>-list</b>	Shows parameters for the top-level module only and lists values for parameters if there is a parameter override.
<b>-set</b>	Sets a parameter override and its value for the active implementation. Only the parameter value is enclosed within curly braces.
<b>-clear</b>	Clears all parameter overrides of the active implementation.
<b>-overrides</b>	Lists all the parameter override values used in this project.

## Examples

In batch mode, to set generic values using the `set_option` command in a project file, specify the `hdl_param` generic with quotes and enclose it within `{}`. For example:

```
set_option -hdl_param -set ram_file {"init.mem"}
set_option -hdl_param -set simulation {"false"}
```

Suppose the following parameter is set for the top-level module.

```
set_option -hdl_param -set {"width=8"}
```

Add a parameter override and its value, then list the parameter override.

```
hdl_param -add {"size=32"}
hdl_param -list "size=32"
```

## impl

The impl command adds, removes, or modifies an implementation.

### Syntax

```
impl
  -add [implName] [model]
  -name implName
  -remove implName
  -active [implName]
  -list
  -type implType
  -result_file
  -dir
```

The following table describes the command arguments.

Option	Description
<b>-add</b>	Adds a new device implementation. If: <ul style="list-style-type: none"> <li>• <i>implName</i> is not specified, creates a unique implementation name by incrementing the name of the active implementation.</li> <li>• you want to add a new implementation copied from implementation <i>model</i>.</li> </ul>
<b>-name</b>	Changes the name of the active implementation.
<b>-remove</b>	Removes the specified implementation.
<b>-active</b>	Reports the active implementation. If you specify an implementation name, changes the specified name to the active implementation.
<b>-list</b>	Lists all the implementations used in this project.
<b>-type</b>	Specifies the type of implementation to add. For example, the: <ul style="list-style-type: none"> <li>• -type fpga option creates an FPGA implementation.</li> <li>• -type identify option creates an Identify implementation.</li> </ul>
<b>-result_file</b>	Displays the implementation results file.
<b>-dir</b>	Displays the implementation directory.



## Examples

The following command sequence lists all implementations, reports the active implementation, and then activates a different implementation.

```
% impl -list
design_worst design_typical design_best

% impl -active
design_best

%impl -active design_typical

% impl -active
design_typical

% impl -add rev_1_identify mixed -type identify
```

## job

The job command, for place and route job support, creates, removes, identifies, runs, cancels, and sets/gets options for named P&R jobs.

## Syntax

```
job jobName [-add jobType -remove -type -run [mode] -cancel |
              -option optionName [optionValue ]
```

```
job -list
```

The following table describes the command options.

Option	Description
<b>-run</b>	Runs the P&R job, according to the specified options:
<b>-add</b> <i>jobType</i>	Creates a new P&R job for the active implementation.
<b>-cancel</b>	Cancels a P&R job in progress.
<b>-remove</b>	Removes a P&R job from an active implementation
<b>-list</b>	Returns a list of the P&R jobs in the active implementation.
<b>-remove</b>	Removes a P&R job from the active implementation

Option	Description
<b>-option</b> <i>optionName</i> [ <i>optionValue</i> ]	Get/set options for <i>jobName</i> .
<b>-type</b>	Returns the P&R job type.

## Examples

```
% job pr_2 -add par
% job pr_2 -option enable_run 1
% job pr_2 -option run_backannotation 1
% job pr_2 -run
```

## log\_filter

This command lets you filter errors, notes, and warning messages. The GUI equivalent of this command is the Warning Filter dialog box, which you access by selecting the Warnings tab in the Tcl window and then clicking Filter. For information about using this command, see [Filtering Messages in the Message Viewer, on page 191](#) in the *User Guide*.

## Syntax

```
log_filter -field fieldName==value
log_filter -show_matches
log_filter -hide_matches
log_filter -enable
log_filter -disable
log_filter -clear
```

The following table shows valid *fieldName* and *value* values for the -field option:

Fieldname	Value
type	Error   Warning   Note
id	The message ID number. For example, MF138
message	The text of the message. You can use wildcards.

Fieldname	Value
source_loc	The name of the HDL file that generated the message.
log_loc	The corresponding srr file (log).
time	The time the message was generated.
report	The log file section. For example, Compiler or Mapper.

## Example

```
log_filter -hide_matches
log_filter -field type==Warning -field message==*Una*
        -field source_loc==sendpacket.v -field log_loc==usbHostSlave.srr
        -field report=="Compiler Report"
log_filter -field type==Note
log_filter -field id==BN132
log_filter -field id==CL169
log_filter -field message=="Input *"
log_filter -field report=="Compiler Report"
```

## log\_report

This command lets you write out the results of the `log_filter` command to a file. For information about using this command, see [Filtering Messages in the Message Viewer, on page 191](#) in the *User Guide*.

## Syntax

You specify this command after the `log_filter` commands.

```
log_report -print fileName
```

## Example

```
log_report -print output.txt
```

## open\_design

The `open_design` command specifies a netlist file (`srs` or `srm`) that can be used to search the database with the Tcl `find` command in batch mode. With `open_design`, you can use `find` without having to open an RTL or Technology view. Use `open_design` to read in the `srs` or `srm` file before issuing the `find` command. See the example below.

### Syntax

**open\_design** [-shared 0|1] *filename*

Where:

- `-shared` — indicates if the database is to be shared (read-only). Setting this switch to 0 allows the database being searched to be updated which requires additional memory resources.
- *filename* is the RTL (`srs`) or Technology (`srm`) file that can be used to search the database.

### Example

```
project -load ../examples/vhdl/prep2_2.prj
open_design prep2_2.srs
set a [find -inst *]
c_print $a -file a.txt
open_design prep2_2.srm
set b [find -net *]
c_print $b -file b.txt
```

In the example above, `prep2_2` is loaded and the information from the RTL view file is read in. Then, the `find` command searches for all instances in the design and prints them to file a. Next, the technology view file is read in, then `find` searches for all nets in the design and prints them to file b.

### See Also

- [find](#), on page 90.

## open\_file

The `open_file` command opens views within the tool. The command accepts two arguments: `-rtl_view` and `-technology_view`.

### Syntax

**open\_file** `-rtl_view` | `-technology_view`

The `-rtl_view` option displays the RTL view for the current implementation, and the `-technology_view` option displays the technology view for the current implementation. Views remain displayed until overwritten and multiple views can be displayed.

## partdata

The `partdata` command loads part files and returns information regarding a part such as available families, family parts, vendors, attributes, grades, packages.

### Syntax

**partdata**  
**-load** *filename*  
**-family**  
**-part** *family*  
**-vendor** *family*  
**-attribute** *attribute family*  
**-grade** [*family:*]*part*  
**-package** [*family:*]*part*  
**-oem** [*family:*]*part*

Option	Description
<b>-load</b> <i>filename</i>	Loads part file.
<b>-family</b>	Lists available technology families.
<b>-part</b> <i>family</i>	Lists all parts in specified family.
<b>-vendor</b> <i>family</i>	Returns vendor name for the specified family.

Option	Description
<b>-attribute</b> <i>attribute family</i>	Returns the value of the job attribute for the specified family.
<b>-grade</b> [ <i>family:</i> ] <i>part</i>	Lists the speed grades available for the specified part.
<b>-package</b> [ <i>family:</i> ] <i>part</i>	Lists the packages available for the specified part.
<b>-oem</b> [ <i>family:</i> ] <i>part</i>	Returns true if the part entered is an OEM part.

## Example

The following example prints out the available vendors, their supported families, and the parts for each family.

```
% foreach vendor [partdata -vendorlist]
% puts VENDOR:$vendor;
% foreach family [partdata -family $vendor]
% puts \tFAMILY:$family;
% puts \t\tPARTS:;
% foreach part [partdata -part $family]
% puts \t\t$part;
```

## program\_terminate

Immediately terminates the tool session without saving any data.

### Syntax

**program\_terminate**

### Arguments and Options

None

### Description

The `program_terminate` command terminates a tool session without prompting or saving data.

## Examples

```
program_terminate
```

## program\_version

Returns software product version.

## Syntax

```
program_version
```

## Arguments and Options

None

## Description

The `program_version` command returns the software product version number.

## Examples

```
% program_version  
Synplify Pro I-2013.09
```

## project

The `project` command runs job flows to create, load, save, and close projects, to change and examine project status, and to archive projects.

## Syntax

```
project -run [-fg] [-all] [mode]  
  
project {-new [projectPath] |-load projectPath |-close [projectPath]  
        |-save [projectPath] |-insert projectPath} |  
  
project {-active [projectName] |-dir |-file |-name |-list |-filelist |  
        -fileorder filepath1 filepath2 [... filepathN] |-addfile filepath |  
        -movefile filepath1 [filepath2] |-removefile filepath}
```

**project** {-result\_file *resultFilePath* |-log\_file [*logfileName*] }

**project -copy** [-project *filename*] [-implement *implementationName*]  
[-dest\_dir *pathname*] [-copy\_type {full | local | customize}]  
[-add\_srs [*fileList*] -no\_input]

**project -unarchive** [-archive\_file *pathname/filename*] [-dest\_dir *pathname*]

The following table describes the command options.



Option	Description
<b>-run</b> [ <b>-fg</b> ] [ <b>-all</b> ] [ <i>mode</i> ]	<p>Synthesizes the project, according to the specified options:</p> <ul style="list-style-type: none"> <li>• <b>-fg</b> – Synthesizes in the foreground.</li> <li>• <b>-all</b> – Synthesizes all implementations.</li> </ul> <p>The <i>mode</i> is one of the following keywords:</p> <ul style="list-style-type: none"> <li>• <b>compile</b> – Compiles the active project, but does not map it.</li> <li>• <b>constraint_check</b> – Validates the syntax and applicability of constraints defined in one or more constraint files.</li> <li>• <b>fsm_explorer</b> – Selects optimum FSM-encoding style for finite-state machines.</li> <li>• <b>syntax_check</b> – Verifies that the HDL is syntactically correct; errors are reported in the log file.</li> <li>• <b>synthesis</b> – Default mode if no mode is specified. Compiles (if necessary) and synthesizes the currently active project. If followed by the <b>-clean</b> option (project -run synthesis -clean), resynthesizes the entire project, including the top level and <i>all compile points</i>, whether or not their constraints, implementation options or source code changed since the last synthesis. If not followed by <b>-clean</b>, only compile points that have been modified are resynthesized.</li> <li>• <b>synthesis_check</b> – Verifies that the design is functionally correct; errors are reported in the log file.</li> <li>• <b>timing</b> – Runs the Timing Analyst. This is equivalent to clicking the Generate Timing button in the Timing Report Generation dialog box with user-specified values.</li> <li>• <b>write_netlist</b> – Writes the mapped output netlist to structural Verilog (vm) or VHDL (vhm) format. You can also use this command in an incremental timing analysis flow. For details, see <a href="#">Run Menu, on page 205</a> and <a href="#">Generating Custom Timing Reports with STA, on page 277</a>.</li> </ul>

Option	Description
<b>-new</b> [ <i>projectPath</i> ]	Creates a new project in the current working directory. If <i>projectPath</i> is specified, creates the project in the specified directory.
<b>-load</b> <i>projectPath</i>	Opens and loads the project file specified by <i>projectPath</i> .
<b>-close</b> [ <i>projectPath</i> ]	Closes the currently active project. If <i>projectPath</i> is specified, closes the specified project.
<b>-save</b> [ <i>projectPath</i> ]	Saves the currently active project. If <i>projectPath</i> is specified, saves the specified project.
<b>-insert</b> <i>projectPath</i>	Adds the specified project to the workspace project.
<b>-active</b> [ <i>projectName</i> ]	Shows the active project. If <i>projectName</i> is specified, makes the specified project the active project.
<b>-dir</b>	Shows the project directory for the active project.
<b>-file</b>	Returns the path to the active project.
<b>-name</b>	Returns the filename (prj) of the active project.
<b>-list</b>	Returns a list of the loaded projects.
<b>-filelist</b>	Returns the pathnames of the files in the active project.
<b>-fileorder</b> <i>filepath1</i> <i>filepath2</i> [... <i>filepathN</i> ]	Reorders files by adding the specified files to the end of the project file list.
<b>-addfile</b> <i>filepath</i>	Adds the specified file to the project.
<b>-movefile</b> <i>filepath1</i> [ <i>filepath2</i> ]	Moves <i>filepath1</i> to follow <i>filepath2</i> in project file list. If <i>filepath2</i> is not specified, moves <i>filepath1</i> to top of list.
<b>-removefile</b> <i>filepath</i>	Removes the specified file from the project.
<b>-result_file</b> <i>resultFilePath</i>	Changes the name of the synthesis result file to the path specified.
<b>-log_file</b> [ <i>logfileName</i> ]	Reports the name of the project log file. If <i>logfileName</i> is specified, changes the base name of the log file.

Option	Description
<b>-archive</b>	
<b>-project</b> <i>filename</i>	• <b>project</b> <i>filename</i> – copies a project other than the active project. If you do not use this option, by default the active project is copied.
[-root_dir <i>pathname</i> ]	• <b>root_dir</b> <i>pathname</i> – specifies the top-level directory containing the project files.
<b>-archive_file</b> <i>filename.sar</i>	• <b>archive_file</b> <i>filename</i> – is the name of the archived project file.
<b>-archive_type</b> {full   local   customize}	• <b>archive_type</b> – specifies the type of archive:
<b>-add_srs</b> [ <i>fileList</i> ]	• full – performs a complete archive; all input and result files are contained in the archive file.
<b>-no_input</b>	• customize – performs a partial archive; only the project files that you select are included in the archive.
	• local – includes only project input files in the archive; does not include result files.
	• <b>add_srs</b> – adds the listed srs files to the archived project. Use the -no_input option with this command. If <i>fileList</i> is omitted, adds all srs files for the project/implementations. The srs files are the RTL schematic views that are output when the design is compiled (Run->Compile Only).
	For examples using the project -archive command, see <a href="#">Project Archive Examples, on page 49</a> .

Option	Description
<b>-copy</b> <b>-project</b> <i>filename</i> <b>-implement</b> <i>implementationName</i> <b>-dest_dir</b> <i>pathname</i> <b>-copy_type</b> {full   local   customize} <b>-add_srs</b> [ <i>fileList</i> ] <b>-no_input</b>	<ul style="list-style-type: none"> <li>• <b>project</b> <i>filename</i> – copies a project other than the active project. If you do not use this option, by default the active project is copied.</li> <li>• <b>implement</b> <i>implementation_name</i> – archives all files in the specified implementation.</li> <li>• <b>dest_dir</b> <i>directory_pathname</i> – specifies the directory in which to copy the project files.</li> <li>• <b>copy_type</b> – specifies the type of file/project copy: <ul style="list-style-type: none"> <li>• full – performs a complete copy; all input and result files are contained in the archive file.</li> <li>• customize – performs a partial copy; only the project files that you select are included in the archive.</li> <li>• local – includes only project input files in the copy; does not include result files.</li> </ul> </li> <li>• <b>add_srs</b> – adds the listed srs files to the archived project. Use the -no_input option with this command. If <i>fileList</i> is omitted, adds all srs files for the project/implementations. The srs files are the RTL schematic views that are output when the design is compiled (Run-&gt;Compile Only).</li> </ul>
<b>-unarchive</b> <b>-archive_file</b> <i>pathname/filename</i> <b>-dest_dir</b> <i>pathname</i>	<ul style="list-style-type: none"> <li>• <b>archive_file</b> <i>pathname/filename</i> – is the name of the archived project file.</li> <li>• <b>dest_dir</b> <i>pathname</i> – specifies the directory in which to write the project files.</li> </ul> <p>For examples using the project-unarchive command, see <a href="#">Project Unarchive Example, on page 50</a>.</p>

## project Command Examples

Load the project top.prj and compile the design without mapping it. Compiling makes it possible to create a constraint file with the SCOPE spreadsheet and display an RTL schematic representation of the design.

```
% project -load top.prj
% project -run compile
```

Load a project and synthesize the design.

```
% project -load top.prj
% project -run synthesis
```

In the example above, you can also use the command `project -run`, since the default is synthesis.

Insert sub-projects to a top-level design.

```
% project -insert "./block2/block2.prj"
% project -insert "./block3/block3.prj"
% project -insert "./block1/block1.prj"
% project -insert "./control/control.prj"
```

## Archive Utility

The archive utility provides a way to archive, extract, or copy your design projects. An archive file is in Synplicity proprietary format and is saved to a file name using the `sar` extension. You can also use this utility to submit your design along with a request for technical support.

The archive utility is available through the Project menu in the GUI or through the `project Tcl` command. See the following for details:

For information about...	See...
Archiving, un-archiving, or copying projects	<a href="#">Archiving Files and Projects, on page 98</a> in the <i>User Guide</i>
Archiving a project for Synplicity technical support	<a href="#">Tech-Support Menu, on page 296</a>

## Project Archive Examples

The following example archives all files in the project and stores the files in the specified `sar` file:

```
project -archive -project c:/proj1.prj
        -archive_file c:/archive/proj1.sar
```

The next example archives the project file (`prj`) and all local input files into the specified `sar` file.

```
project -archive -project c:/proj1.prj -archive_type local
        -archive_file c:/archive/proj1.sar
```

The following example archives the project file (`prj`) only for selected `srs` files into the specified `sar` file. Any input source files that are in the project are not included.

```
project -archive -project c:/proj1.prj -archive_type customize
      -add_srs -no_input -archive_file c:/archive/proj1.sar
```

## Project Unarchive Example

The following example extracts the project files from c:/archive/proj1.sar to directory c:/proj1. All directories and sub-directories are created if they do not already exist.

```
project -unarchive -archive_file c:/archive/proj1.sar
      -dest_dir c:/proj1
```

## Project Copy Examples

The following example copies only selected srs files for the project to the destination project file directory.

```
project -copy -project d:/test/proj_2.prj -copy_type customize
      -add_srs -no_input -dest_dir d:/test_1
```

The next example copies all input source files and srs files selected for the project to the destination project file directory.

```
project -copy -project d:/test/proj_2.prj -copy_type customize
      -dest_dir d:/test_1
```

## project\_data

The project\_data command shows or sets properties of a project.

### Syntax

```
project_data {-active [ projectName ] | -dir | -file }
```

The following table describes the command options.

Option	Description
<b>-active</b>	Set/show active project. With no argument, shows the active project. If <i>projectName</i> is specified, changes the active project to <i>projectName</i> .
<b>-dir</b>	Show directory of active project.
<b>-file</b>	Show the project file for the active project. The full path is included with the file name.

## project\_file

The `project_file` command manipulates and examines project files.

### Syntax

```
project_file {-lib fileName [libName] | -name fileName [newPath] |  

  -time fileName [format] | -date fileName | -type fileName |  

  -savetype fileName [relative | absolute] -move fileName1 [fileName2] |  

  -remove fileName | -top topModule |  

  -tooltag applicationTagName | - toolargs [arguments] fileName }
```

The following table describes the command options.

Option	Description
<b>-lib</b>	Shows the project file library associated with <i>fileName</i> . If <i>libName</i> is specified, changes the project file library for the specified file to <i>libName</i> .
<b>-name</b>	Shows the project file path for the specified file. If <i>newPath</i> is specified, changes the location of the specified project file to the directory path specified by <i>newPath</i> .

Option	Description
<b>-time</b>	Shows the file time stamp. If a <i>format</i> is specified, changes the composition of the time stamp according to the combination of the following time formatting codes: <b>%H</b> (hour 00-23) <b>%M</b> (minute 00-59) <b>%S</b> (second 00-59) <b>%d</b> (day 01-31) <b>%b</b> (abbreviated month) <b>%Y</b> (year with century)
<b>-date</b>	Shows the file date.
<b>-type</b>	Shows the file type.
<b>-savetype</b>	Sets or shows whether a file is saved relative to the project or its absolute path.
<b>-move</b>	Positions <i>fileName1</i> after <i>fileName2</i> in HDL file list. If <i>fileName2</i> is not specified, moves <i>fileName1</i> to the top of the list.
<b>-remove</b>	Removes the specified file from the project file list.
<b>-top</b>	Sets or shows the top-level module of the specified file for the active implementation.



## Examples

List the files added to a project. Remove a file.

```
% project -filelist path_name1/cpu.v path_name1/cpu_cntrl.v
    path_name2/cpu_cntrl.vhd
% project_file -remove path_name2/cpu_cntrl.vhd
```

## project\_folder

The `project_folder` command manipulates and examines attributes for project folders.

### Syntax

```
project_folder [folderName] [-folderlist] [-filelist] [-printout] [-add] [-remove] [-r]
    [-tooltag] [-toolargs]
```

The following table describes the command options.

Option	Description
<i>folderName</i>	Specifies the name of the folder for which attributes are examined.
<b>-folderlist</b>	Lists folders contained in the specified project folder.
<b>-filelist</b>	Lists files contained in the specified project folder.
<b>-printout</b>	Prints the specified project folder hierarchy including its files.
<b>-add</b>	Adds a new project folder.
<b>-remove</b>	Removes the specified project folder.
<b>-r</b>	Removes the specified project folder and all its containing sub-folders. Files are removed from the project folder, but are not deleted.

## Examples

Add a folder and list the files added to a project folder.

```
% project_folder -add newfolder
% project_folder -filelist newfolder
```

## recording

Allows you to record and store the Tcl commands generated when you work on your projects in the GUI. You can use this command for creating job scripts. The complete syntax for the recording command is:

```
recording
-on|-off
-file [historyLogFile]
-save [historyLogFile]
-state
```

In the command line:

- **on|off** – turns Tcl command recording on (1) or off (0). Recording mode is off by default.
- **file** – if you specify a history log file name, this option uses the specified file in which to store the recorded Tcl commands for the current session. If you do not specify a history log name, reports the name of the current history log file.
- **save** – if you do not specify a file name, updates the current history log. If you specify a history log file name, saves Tcl command history to the specified file.
- **state** – returns the Boolean value of recording mode.

## Examples

Turn on recording mode and save the Tcl commands in the `cpu_tcl_log` file created.

```
% recording -on
% recording -file cpu_tcl_log
```

## report\_clocks

Reports the clocks in the design database.

### Syntax

```
report_clocks -netlist [srsNetlistFile] -csv_format [-out fileName]
```

### Arguments and Options

#### *srsNetlistFile*

The name of the srs netlist file. If this optional argument is not specified, the netlist file is taken from the active project implementation.

#### **-csv\_format**

Displays the report in spread-sheet format.

#### **-out**

Specifies the name of the output report file (default name is *designName\_clk.rpt*).

### Description

The `report_clocks` command generates a report of the clocks found in the design database. The report includes a listing of the clock domain, parent clock, and clock type for each clock. If the `-csv_format` option is included, the report is output in spread-sheet format.

### Examples

```
report_clocks c:/designs/mem_ctrl/mem_ctrl.srs -csv_format
```

## run\_tcl

The `run_tcl` command lets you synthesize your project using a Tcl script file from the Tcl Script window of the synthesis tool.

### Syntax

```
run_tcl [-fg] tclFile
```

You can also use the following command:

**source tclFile**

These commands are equivalent.

The following table describes the run\_tcl command options.

Option	Description
<b>-fg</b>	Synthesizes the project in foreground mode.
<i>TclFile</i>	Specifies the name of the Tcl file used to synthesize the project. To create a Tcl Script file, see <a href="#">Creating a Tcl Synthesis Script, on page 466</a> .

## sdc2fdc

Translates legacy FPGA timing constraints to Synopsys FPGA timing

### Syntax

**sdc2fdc**

Run it from the Tcl window in the synthesis tool.

### See also

- [Converting SDC to FDC, on page 150](#) in the *User Guide*
- [sdc2fdc Conversion, on page 154](#) in the *Reference Manual*

### Examples of sdc2fdc Translation

The following are examples of feedback after running the command. For information about the translated FDC file and handling the error messages, see [sdc2fdc Conversion, on page 154](#) in the *Reference Manual*.

```
% sdc2fdc
```

```
INFO: Translation successful.
```

```
See:"D:/bugs/timing_88/clk_prior/scratch/FDC_constraints/rev_2/top
_translated.fdc"
```

Replace your current \*.sdc files with this one.

INFO: Automatically updating your project to reflect the new constraint file(s)  
Do "Ctrl+S" to save the new settings.

```
% sdc2fdc
```

```
ERROR: Bad -from list for define_false_path: {my_inst}
```

```
Missing qualifier(s) (i: p: n: ...)
```

```
ERROR: Translation problems were found.
```

```
See:"D:/bugs/timing_88/clk_prior/scratch/FDC_constraints/rev_2/top_translate.log"
```

```
for details.
```

```
_translate.log
```

```
ERROR: Bad -from list for define_false_path {my_inst}
```

```
Missing qualifier(s) (i: p: n: ...)
```

```
"define_false_path -from {my_inst} -to i:abc.def.g_reg -through {n:bar}"
```

```
Synplicity SDC source file: D:/bugs/timing_88/clk_prior/scratch/to p.sdc.
```

```
Line number: 79
```

## set\_option

The `set_option` command sets options for the technology (device) as well as for the design project.

### Syntax

```
set_option -optionName optionValue
```

For syntax and descriptions of the options and related values, see one of the following tables:

- [Device Options for set\\_option/get\\_option](#)
- [Project Options for set\\_option/get\\_option](#)

## Device Options for set\_option/get\_option

The following table lists *generic* device arguments for the technology, part, and speed grade. These are the options on the Implementation Options-> Device tab.

Information on all other Implementation Options tabs are listed in the next section, [Project Options for set\\_option/get\\_option, on page 58](#).

Option Name	Description
<b>-technology</b> <i>parameter</i>	Sets the target technology for the implementation. <i>parameter</i> is the string for the vendor architecture. Check the Device panel in the GUI or see <a href="#">Device Panel, on page 184</a> , for a list of supported families.
<b>-part</b> <i>part_name</i>	Specifies a part for the implementation. Check the Device panel of the Implementation Options dialog box (see <a href="#">Device Panel, on page 184</a> ) for available choices.
<b>-speed_grade</b> <i>-value</i>	Sets the speed grade for the implementation. Check the Device panel of the Implementation Options dialog box (see <a href="#">Device Panel, on page 184</a> ) for available choices.
<b>-package</b> <i>value</i>	Sets the package for the implementation. This option is not available for certain vendor families, because it is set in the place-and-route software. Check the Device panel of the Implementation Options dialog box (see <a href="#">Device Panel, on page 184</a> ) for available choices.
<b>-grade</b> <i>-value</i>	Same as -speed_grade. Included for backwards compatibility.

In general, device options are technology-specific, or have technology-specific defaults or limitations. For vendor-specific details, see [Technology-specific Tcl Commands, on page 86](#).

## Project Options for set\_option/get\_option

Below is a list of options for the set\_option and get\_option commands. Click on the option below for the corresponding description and GUI equivalents. Options set through the Device tab are listed in [Device Options for set\\_option/get\\_option, on page 58](#).

---

analysis_constraint	hdl_define	report_path
areadelay	help	reporting_type
area_delay_percent	identify_debug_mode	resolve_multiple_driver
auto_constrain_io	ignore_undefined_libs	resource_sharing
autosm	include_path	result_file
block	job (PR)	retiming
compiler_compatible	libext	run_prop_extract
compiler_constraint	library_path	symbolic_fsm_compiler
constraint	maxfan	synthesis_onoff_pragma
default_enum_encoding	maxfan_hard	top_module
disable_io_insertion	max_parallel_jobs	update_models_cp
dup	multi_file_compilation_unit	use_fsm_explorer
enable64bit	num_critical_paths	vlog_std
fanout_limit	num_startend_points	write_apr_constraint
frequency	opcond	write_verilog
frequency auto	preserve_registers	write_vhdl
globalthreshold	project_relative_includes	

---

Option	Description	GUI Equivalent
<b>-analysis_constraint</b> <i>path/filename.adc</i>	Specifies the analysis design constraint file (adc) you can use to modify constraints for the stand-alone Timing Analyst only.	Constraint File section on the <a href="#">Timing Report Generation Parameters</a> dialog box
<b>-areadelay</b> <i>percentValue</i>	Sets the percentage of paths you want optimized. This option is available only in certain device technologies.	Percent of design to optimize for timing, <a href="#">Device Panel</a>
<b>-area_delay_percent</b> <i>percentValue</i>		

---

Option	Description	GUI Equivalent
<b>-auto_constrain_io 1 0</b>	Determines whether default constraints are used for I/O ports that do not have user-defined constraints. When disabled, only <code>define_input_delay</code> or <code>define_output_delay</code> constraints are considered during synthesis or forward-annotated after synthesis. When enabled, the software considers any explicit <code>define_input_delay</code> or <code>define_output_delay</code> constraints, as before.	Use clock period for unconstrained IO check box, <a href="#">Constraints Panel</a>
<b>-automatic_compile_point 1 0</b>	Enables/disables the automatic compile point flow, which can analyze a design and identify modules that can automatically be defined as compile points and mapped in parallel using Multiprocessing.	Automatic compile point check box, <a href="#">Options Panel</a>
<b>-autosm 1 0</b> <b>-symbolic_fsm_compiler 1 0</b>	Enables/disables the FSM compiler.	FSM Compiler check box, <a href="#">Options Panel</a>
<b>-beta_vfeatures 1   0</b>	Enables/disables the use of Verilog compiler beta features.	Beta Features for Verilog, <a href="#">Verilog Panel</a>
<b>-block 1 0</b> <b>-disable_io_insertion 1 0</b>	Enables/disables I/O insertion in some technologies.	Disable I/O Insertion check box, <a href="#">Device Panel</a>
<b>-compiler_compatible 1 0</b>	Disables pushing of tristates across process/block boundaries.	<i>Complement</i> of the Push Tristates Across Process/Block Boundaries check box, <a href="#">VHDL Panel</a> and <a href="#">Verilog Panel</a>



Option	Description	GUI Equivalent
<b>compiler_constraint</b> <i>constraintFile</i>	When multiple constraint files are defined, specify which constraint files are to be used from the Constraints tab of the Implementation Options panel.	Constraints Files, <a href="#">Constraints Panel</a>
<b>constraint -option</b>	Manipulates constraint files in the project: -enable/disable <i>filename</i> – adds or removes constraint file from active implementation -list – lists all enabled constraint files in active implementation -all – enables all constraint files in active implementation -clear – disables all constraint files in active implementation	Constraint Files, <a href="#">Constraints Panel</a>
<b>continue_on_error 1 0</b>	Supports some Microsemi technologies. The continue_on_error option serves the following function. <b>Mapper</b> – when enabled during compile-point synthesis, allows the mapping operation to continue on error and synthesize the remaining compile points. The default for this option (0) is to stop on any compilation or synthesis error.	Continue on Error, Project View checkbox or <a href="#">Options Panel</a> , or <a href="#">Configure Compile Point Process Command</a>
<b>-default_enum_encoding</b> <b>default   onehot   gray   sequential</b>	(VHDL only) Sets the default for enumerated types.	Default Enum Encoding, VHDL panel (see <a href="#">VHDL Panel</a> and <a href="#">Verilog Panel</a> )
<b>-disable_io_insertion 1 0</b> <b>-block 1 0</b>	Enables/disables I/O insertion in some technologies.	Disable I/O Insertion, <a href="#">Device Panel</a>

Option	Description	GUI Equivalent
<b>-dup</b>	For Verilog designs, allows the use of duplicate module names. When true, the last definition of the module is used by the software and any previous definitions are ignored.  You should not use duplicate module names in your Verilog design, therefore, this option is disabled by default. However, if you need to, you can allow for duplicate modules by setting this option to 1.	Allow Duplicate Modules, <a href="#">Verilog Panel</a>
<b>-enable64bit 1 0</b>	Enables/disables the 64-bit mapping switch. When enabled, this switch allows you to run client programs in 64-bit mode, if available on your system.	Enable 64-bit Synthesis, <a href="#">Options Panel</a>
<b>-fanout_limit value</b> <b>-maxfan value</b>	Sets the fanout limit guideline for the current project.	Fanout Guide, <a href="#">Device Panel</a>
<b>-frequency value</b>	Sets the global frequency.	Frequency, <a href="#">Constraints Panel</a>
<b>-frequency auto</b>	Enables/disables auto constraints.	Auto Constrain, <a href="#">Constraints Panel</a>
<b>-globalthreshold value</b>	This option applies only to the following Microsemi technologies: <ul style="list-style-type: none"> <li>• FUSION</li> <li>• IGLOO/IGLOOE/IGLOO+</li> <li>• ProASIC3/3E/3L</li> </ul> Sets the minimum number of fanout loads. Signals that exceed the load value are promoted to global signals. Global buffers are assigned by the synthesis tool to drive the global signals.	<a href="#">Device Panel</a>

Option	Description	GUI Equivalent
<b>-hdl_define</b>	For Verilog designs; used for extracting design parameters and entering compiler directives.	<a href="#">Compiler Directives and Design Parameters</a> , Verilog Panel
<b>-hdl_param</b>	Shows or sets HDL parameter overrides. See <a href="#">hdl_param</a> , on page 34 for command syntax.	Use this command in the Tcl window of the UI.
<b>-help</b>	This option is useful for getting syntax help on the various implementation options used for compiling and mapping a design. For examples, see <a href="#">help for set_option</a> , on page 72.	Use this command in the Tcl window of the UI.
<b>-identify_debug_mode 1 0</b>	When set option to 1, creates an Identify implementation in the Project view. Then, you can launch the Identify Instrumentor or Debugger from within the FPGA synthesis tools.	Select the Identify implementation, then launch: <ul style="list-style-type: none"> <li>• Launch Identify Instrumentor</li> </ul> or <ul style="list-style-type: none"> <li>• Launch Identify Debugger</li> </ul>
<b>-ignore_undefined_libs 1 0</b>	(VHDL only) When enabled (default), the compiler will ignore any declared library files not included with the source file. In previous releases, the missing library file would cause the synthesis tool to error out. To set this option to error out when a library file is missing (as in previous releases), use 0 for the command value.	Not available in the UI

Option	Description	GUI Equivalent
<b>-include_path</b> <i>path</i>	<p>(Verilog only) Defines the search path used by the 'include' commands in Verilog design files. Argument <i>path</i> is a string that is a semicolon-delimited list of directories where the included design files can be found. The software searches for include files in the following order:</p> <ul style="list-style-type: none"> <li>• First, the source file directory.</li> <li>• Then, looks in the included path directory order and stops at the first occurrence of the included file it finds.</li> <li>• Finally, the project directory.</li> </ul> <p>The include paths are relative. Use the project_relative_includes option to update older project files.</p>	Include Path Order, Verilog panel (see <a href="#">Verilog Panel</a> , on page 195)
<b>-job</b> <i>PR_job_name</i> <b>-option enable_run</b> 1 0	<p>If enabled, runs the specified place-and-route job with the appropriate vendor-specific place-and-route tool after synthesis.</p>	<p>Specify the place-and-route job you want to run for the specified implementation. See <a href="#">Place and Route Panel</a>.</p>
<b>-libext</b> <i>.libextName1 .libextName2 ...</i>	<p>Adds library extensions to Verilog library files included in your design for the project and searches the directory paths you specified that contain these Verilog library files. To use library extensions, see <a href="#">Using Library Extensions for Verilog Library Files</a>, on page 43 in the <i>User Guide</i>.</p>	<p>Library Extensions (space separated) for each unique file extension, <a href="#">Verilog Panel</a>.</p>

Option	Description	GUI Equivalent
<b>-library_path</b> <i>directory_pathname</i>	For Verilog designs, specifies the paths to the directories which contain the library files to be included in your design for the project. Defines the search path used by the tool to include all the Verilog design files for your project. The argument <i>directory_pathname</i> is a string that specifies the directories where these included library files can be found. The software searches for all included Verilog files and the tool determines the top-level module.	Library Directories on <a href="#">Verilog Panel</a> .
<b>-log_file</b> <i>logFileName</i>	Allows you to change the name for a default log file (both the srr and htm files). For example:  set_option -log_file test  generates the the following files in the Implementation Directory after synthesis is run: <ul style="list-style-type: none"> <li>• test.htm</li> <li>• synlog\test_premap.srr</li> <li>• synlog\test_fpga_mapper.srr</li> <li>• synlog\test_fpga_mapper.srr_Min</li> </ul>	Enter command from the Tcl window
<b>loop_limit</b> <i>loopLimitValue</i>	Allows you to override the default compiler loop limit value of 2000 in the RTL. You can apply loop limits using the Verilog loop_limit or the VHDL syn_loopl原因 directive. For details about these directives, see <a href="#">loop_limit, on page 27</a> and <a href="#">syn_loopl原因, on page 88</a> in the <i>Attribute Reference</i> .	Loop Limit, <a href="#">Verilog Panel</a> and <a href="#">VHDL Panel</a> .
<b>-maxfan</b> <i>value</i>	Sets the fanout limit for the current project. The limit value is a guideline for the tool rather than a hard limit.	Fanout Guide, <a href="#">Device Panel</a>
<b>-fanout_guide</b> <i>value</i>		

Option	Description	GUI Equivalent
<b>-maxfan_hard 1</b>	This option specifies that the -maxfan value is a hard fanout limit that the synthesis tool must not exceed it.	Hard Limit to Fanout, <a href="#">Device Panel</a>
<b>max_parallel_jobs <i>n</i></b>	Lets you run multiprocessing with compile points. This allows the synthesis software to run multiple, independent compile point jobs simultaneously, providing additional runtime improvements for the compile point synthesis flow.  For information on setting the maximum number of parallel synthesis jobs, see <a href="#">Setting Number of Parallel Jobs</a> , on page 465 in the <i>User Guide</i> .	Maximum number of parallel mapper jobs, on the Configure Compile Point Process dialog box.
<b>-multi_file_compilation_unit 1 0</b>	When you enable the Multiple File Compilation Unit switch, the Verilog compiler uses the compilation unit for modules defined in multiple files.	<a href="#">Verilog Panel</a>
<b>-no_sequential_opt 1 0</b>	Enables or disables the sequential optimizations for the design. (Note that unused registers will still be removed from the design.) The default value is true (sequential optimizations not performed). When true, delay and area size might increase. Value can be 1 or true, 0 or false.  With this option enabled, the FSM Compiler is effectively disabled.	<a href="#">Device Panel</a>
<b>-num_critical_paths <i>value</i></b>	Specifies the number of critical paths to report in the timing report.	Number of Critical Paths, <a href="#">Timing Report Panel</a>

Option	Description	GUI Equivalent
<b>-num_startend_points</b> <i>value</i>	Specifies the number of start and end points to include when reporting paths with the worst slack in the timing report.	Number of Start/End Points, <a href="#">Timing Report Panel</a> . Number of Start/End Points, Timing Report Generation dialog box.
<b>-opcond</b> <i>value</i>	This option applies only to the Microsemi Fusion and IGLOO families of technologies.  Sets the operating condition for device performance in the areas of optimization, timing analysis, and timing reports. Values are Default, MIL-WC, IND-WC, COM-WC, and Automotive-WC. See <a href="#">Operating Condition Device Option, on page 702</a> for more information.	<a href="#">Device Panel</a>
<b>-preserve_registers</b> 1 0	This option is available only for Microsemi technologies.  When enabled, the software uses less restrictive register optimizations during synthesis if area is not as great a concern for your device. The default for this option is disabled (0).	Conservative Register Optimization switch on the <a href="#">Device Panel</a>
<b>-project_relative_includes</b> 1 0	Enables/disables the Verilog include statement to be relative to the project, rather than a verilog file. For projects built with software after 8.0, the include statement is no longer relative to the files but is relative to the project: project_relative (1). See <a href="#">Updating Verilog Include Paths in Older Project Files, on page 63</a> in the <i>User Guide</i> for information about updating older project files.	Include Path Order, <a href="#">Verilog Panel</a>

Option	Description	GUI Equivalent
<b>-report_path</b> <i>integer</i>	Available for Microsemi Fusion and IGLOO family of technologies. Sets the maximum number of critical paths in a forward-annotated SDF constraint file	Max Number of Critical Paths in SDF, <a href="#">Device Panel</a>
<b>-reporting_type</b>	Sets parameters for the stand-alone Timing Analyst report. See <a href="#">Timing Report Parameters for set_option</a> , on page 71 for details.	Analysis->Timing Analyst command: <a href="#">Timing Report Generation Parameters</a>
<b>-resolve_multiple_driver</b> 1 0	When a net is driven by a VCC or GND and active drivers, enable this option to connect the net to the VCC or GND driver. The default for this option is disabled (0). See <a href="#">Resolve Mixed Drivers Option</a> , on page 73 for details.	Resolve Multiple Drivers, <a href="#">Device Panel</a>
<b>-resource_sharing</b> 1 0	Enables or disables resource sharing. This is a compiler-specific optimization, and does not affect resource sharing in the mapper.	Resource Sharing, <a href="#">Device Panel</a>
<b>-result_file</b> <i>filename</i>	Specifies the name of the results file.	Result File Name and Result Format, <a href="#">Implementation Results Panel</a>
<b>-retiming</b> 1 0	When enabled (1), registers may be moved into combinational logic to improve performance. The default value is 0 (disabled).	Retiming, <a href="#">Device Panel</a>
<b>-run_prop_extract</b> 1 0	Enables/disables the annotation of certain generated properties relating to clocks and expansion onto the RTL view. This enables the Tcl expand and find commands to work correctly with clock properties.	<a href="#">Options Panel</a>



Option	Description	GUI Equivalent
<b>-RWCheckOnRam 1   0</b>	<p>If read or write conflicts exist for the RAM, enable this option to insert bypass logic around the RAM to prevent simulation mismatch. Disabling this option does not generate bypass logic.</p> <p>For more information about using this option in conjunction with the <code>syn_ramstyle</code> attribute, see <a href="#">syn_ramstyle</a>, on page 144.</p>	<p>Read Write Check on RAM,</p> <p><a href="#">Device Panel</a></p>
<b>-supporttypedflt 1 0</b>	<p>When enabled (1), the compiler passes init values through a <code>syn_init</code> property to the mapper. For more information, see <a href="#">VHDL Implicit Data-type Defaults</a>, on page 485.</p>	<p>Implicit Initial Value Support,</p> <p><a href="#">VHDL Panel</a></p>
<b>-symbolic_fsm_compiler 1 0</b> <b>-autosm 1 0</b>	<p>Enables/disables the FSM compiler. Controls the use of FSM synthesis for state machines. The default is false (FSM Compiler disabled). Value can be 1 or true, 0 or false.</p> <p>When this option is true, the FSM Compiler automatically recognizes and optimizes state machines in the design. The FSM Compiler extracts the state machines as symbolic graphs, and then optimizes them by re-encoding the state representations and generating a better logic optimization starting point for the state machines.</p> <p>However, if you turn off sequential optimizations for the design, FSM Compiler and/or the <code>syn_state_machine</code> directive and <code>syn_encoding</code> attribute are effectively disabled.</p> <p>See <a href="#">-no_sequential_opt 1 0</a> for more information on turning off sequential optimizations.</p>	<p>FSM Compiler check box,</p> <p><a href="#">Device Panel</a></p>

Option	Description	GUI Equivalent
<b>-synthesis_onoff_pragma 1 0</b>	Determines whether code between synthesis on/off directives is ignored. When enabled, the software ignores any VHDL code between synthesis_on and synthesis_off directives. It treats these third-party directives like translate_on/off directives (see <a href="#">translate_off/translate_on</a> , on page 180 for details).	Synthesis on/off Implemented as Translate on/Off, <a href="#">VHDL Panel</a>
<b>-top_module name</b>	Specifies the top-level module. If the top-level entity does not use the default work library to compile the VHDL files, you must specify the library file where the top-level entity can be found. To do this, the top-level entity name must be preceded by the VHDL library followed by the dot (.).	Top-level Entity/Module, <a href="#">VHDL Panel</a> or <a href="#">Verilog Panel</a>
<b>-update_models_cp 1 0</b>	Determines whether (1) or not (0) changes inside a compile point can cause the compile point (or top-level) containing it to change accordingly.	Update Compile Point Timing Data, <a href="#">Device Panel</a>
<b>-use_fsm_explorer 1 0</b>	Enables/disables the FSM Explorer.	FSM Explorer, <a href="#">Device Panel</a>
<b>-vlog_std v2001   v95   sysv</b>	The default Verilog standard for new projects is SystemVerilog. Turning off both options in the Verilog panel defaults to v95.	Verilog 2001, SystemVerilog, <a href="#">Verilog Panel</a>
<b>-write_apr_constraint 1 0</b>	Writes vendor-specific constraint files.	Write Vendor Constraint File, <a href="#">Implementation Results Panel</a>
<b>-write_verilog 1 0</b>	Writes Verilog or VHDL mapped netlists.	Write Mapped Verilog/VHDL Netlist, <a href="#">Implementation Results Panel</a>
<b>-write_vhdl 1 0</b>		

## Timing Report Parameters for set\_option

The following lists the parameters for the stand-alone timing report (ta file).

<a href="#">async_clock</a>	<a href="#">margin</a>
<a href="#">filename</a>	<a href="#">netlist</a>
<a href="#">filter</a>	<a href="#">output_srm</a>
<a href="#">gen_output_srm</a>	

---

Reporting Option	Description
<b>-reporting_async_clock</b>	Generates a report for paths that cross between clock groups using the stand-alone Timing Analyst.
<b>-reporting_filename</b> <i>filename.ta</i>	Specifies the standard timing report file (ta) generated from the stand-alone Timing Analyst.
<b>-reporting_filter</b> <i>filter options</i>	<p>Generates the standard timing report based on the filter options you specify for paths, such as:</p> <ul style="list-style-type: none"> <li>• From points</li> <li>• Through points</li> <li>• To points</li> </ul> <p>For more information, see:</p> <ul style="list-style-type: none"> <li>• <a href="#">Timing Report Generation Parameters, on page 253.</a></li> <li>• <a href="#">Combining Path Filters for the Timing Analyzer, on page 258</a></li> <li>• <a href="#">Timing Analyzer Through Points, on page 256.</a></li> <li>• <a href="#">Specifying From, To, and Through Points, on page 199.</a></li> </ul>
<b>-reporting_gen_output_srm</b> <i>1 0</i>	Specifies the new name of the output SRM File when you change the default name. If this option is set to 1, this new name is used for the output srm file after you run the stand-alone Timing Analyst.

Reporting Option	Description
<b>-reporting_margin</b> <i>value</i>	You can specify a slack margin to obtain a range of paths within the worst slack time for the design after you run the stand-alone Timing Analyst.
<b>-reporting_netlist</b> <i>filename.srm</i>	Specifies the associated gate-level netlist file ( <i>srm</i> ) generated from the stand-alone Timing Analyst.
<b>-reporting_output_srm</b> 1 0	Allows you to change the name of the output <i>srm</i> file. If you enable the output SRM File option, you can change this default name.

For GUI equivalent switches for these parameters, see [Timing Report Generation Parameters, on page 253](#).

## help for set\_option

This option is useful for getting syntax help on the various implementation options used for compiling and mapping a design, especially since this list of options keeps growing.

## Syntax

```
% set_option -help
```

Usage:

```
set_option optionName optionValue [-help [value]]
```

Where:

- *optionName*—specifies the option name.
- *optionValue*—specifies the option value.
- -help [*value*]—to get help on options. Use:
  - -help \* for the list of options
  - -help *optionName* for a description of the option

## Examples

To list all option commands in the Tcl window:

```
set_option -help *
```

To list all option commands beginning with the letters fi in the Tcl window:

```
% set_option -help sy*
symbolic_fsm_compiler
synthesis_onoff_pragma
```

To get help on a specific option in the Tcl window:

```
% set_option -help symbolic_fsm_compiler
Extracts and optimizes finite state machines.
```

Use the following Tcl commands to print a description of the options:

```
% set_option -help c*
% set hl [set_option -help c*]
% puts $hl
% foreach option $hl { puts "$option:\t [set_option -help
$option]"; }
```

This example will print a list of set\_option options that begin with the letter c.

## Resolve Mixed Drivers Option


Use the Resolve Mixed Drivers option when mapping errors are generated for input nets with mixed drivers. You might encounter the following messages in the log file:

```
@A:BN313 | Found mixed driver on pin pin:data_out inst:dpram_lut3
of work.dpram(verilog), use option "Resolve Mixed Drivers" in
"Device" tab of "Implementation Options" to automatically resolve
this
@E:BN314 | Net "GND" in work.test(verilog) has mixed drivers

@A:BN313 | Found mixed driver on pin pin:Q[0] inst:dffl.q of
PrimLib.sdffr(prim), use option "Resolve Mixed Drivers" in
"Device" tab of "Implementation Options" to automatically resolve
this
@E:BN314) | Net "VCC" in work.test(rtl) has mixed drivers
```

Whenever a constant net (GND or VCC) and an active net are driving the same output net, enable the Resolve Mixed Drivers option so that synthesis can proceed. To set this switch:

- Check Resolve Mixed Drivers on the Device tab of the Implementation Options panel.



- Use the Tcl command, `set_option -resolve_multiple_driver 1`.

By default this option is disabled and set to:

```
set_option -resolve_multiple_driver 0.
```

When you rerun synthesis, you should now see messages like the following in the log file:

```
@W:BN312 | Resolving mixed driver on net GND, connecting output
pin:data_out inst:dpram_lut3 of work.dpram(verilog) to GND
@N:BN116) | Removing sequential instance dpram_lut3.dout of
view:PrimLib.dffe(prim) because there are no references to its
outputs
@N:BN116 | Removing sequential instance dpram_lut3.mem of
view:PrimLib.ram1(prim) because there are no references to its
outputs

@W:BN312 | Resolving mixed driver on net VCC, connecting output
pin:Q[0] inst:dff1.q of PrimLib.sdffr(prim) to VCC
@N:BN116 | Removing sequential instance dff1.q of
view:PrimLib.sdffr(prim) because there are no references to its
outputs
```

**Example – Active Net and Constant GND Driving Output Net (Verilog)**

```

module test(clk,data_in,data_out,radd,wradd,wr,rd) ;
input clk,wr,rd;
input data_in;
input [5:0]radd,wradd;
output data_out;
// component instantiation for shift register module
shrl srl_lut0 (
    .clk(clk),
    .sren(wr),
    .srin(data_in),
    .srou(data_out)
);
// Instantiation for ram
dpram dpram_lut3 (
    .clk(clk),
    .data_in(data_in),
    .data_out(data_out),
    .radd(radd),
    .wradd(wradd),
    .wr(wr),
    .rd(rd)
);

endmodule

module shrl (clk,sren,srin,srou);
input clk;
input sren;
input srin;
output srou;

parameter width = 32;
reg [width-1:0] sr;

always@(posedge clk)
begin
    if (sren == 1)
    begin
        sr <= {sr[width-2:0], srin};
    end
end

// Constant net driving

// the output net
assign srou = 1'b0;

```

```
endmodule

module dpram(clk,data_in,data_out,radd,wradd,wr,rd) ;
input  clk,wr,rd;
input  data_in;
input  [5:0]radd,wradd;
output data_out;

reg dout;
reg [0:0]mem[63 :0];

always @ (posedge clk)
begin
    if(wr)
        mem[wradd] <= data_in;
end


always @ (posedge clk)
begin
    if(rd)
        dout <= mem[radd];
    end

assign data_out = dout;

endmodule
```

See the following RTL and Technology views; the Technology view shows the constant net tied to the output.





## Example – Active Net and Constant VCC Driving Output Net (VHDL)

```
library ieee;
use ieee.std_logic_1164.all;

entity test is
port (clk,rst : in std_logic;
      sr_en : in std_logic;
      data : in std_logic;
      data_op : out std_logic );
end entity test;

architecture rtl of test is
component shr1
generic (sr_length : natural);
port (clk : in std_logic;
      sr_en : in std_logic;
      sr_ip : in std_logic;
      sr_op : out std_logic );
end component shr1;

component d_ff
port (data, clk, rst : in std_logic;
      q : out std_logic );
end component d_ff;

begin
-- instantiation of shift register
shift_register : shr1
generic map (sr_length => 64)
port map (clk => clk,
          sr_en => sr_en,
          sr_ip => data,
          sr_op => data_op );
-- instantiation of flipflop
dff1 : d_ff
port map (data => data,
          clk => clk,
          rst => rst,
          q => data_op );
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
```

```
entity shr1 is
generic (sr_length : natural);
port (clk : in std_logic;
      sr_en : in std_logic;
      sr_ip : in std_logic;
      sr_op : out std_logic );
end entity shr1;


architecture rtl of shr1 is
signal sr_reg : std_logic_vector(sr_length-1 downto 0);
begin
  shreg_lut: process (clk)
  begin
    if rising_edge(clk) then
      if sr_en = '1' then
        sr_reg <= sr_reg(sr_length-2 downto 0) & sr_ip;
      end if;
    end if;
  end process shreg_lut;
  -- Constant net driving output net
  sr_op <= '1';
end architecture rtl;

library IEEE;
use IEEE.std_logic_1164.all;

entity d_ff is
port (data, clk, rst : in std_logic;
      q : out std_logic );
end d_ff;

architecture behav of d_ff is
begin
  FF1:process (clk) begin
    if (clk'event and clk = '1') then
      if (rst = '1') then
        q <= '0';
      else q <= data;
      end if;
    end if;
  end process FF1;
end behav;
```

See the following RTL and Technology views; the Technology view shows the constant net tied to the output.



## status\_report

This command lets you write out the results of the reports displayed in the Project Status view for the synthesis tools.

### Syntax

```
status_report -name reportName [-parameter reportSectionName]
[-csv] [-output_file fileName] [-help]
```

### Examples

```
status_report -name area_report
status_report -name timing_report -csv -output_file reports
status_report -name area_report -parameter io_port
```

```
status_report -name timing_report -help
```

Option	Description
<b>-name</b> <i>reportName</i>	The name of the report type to access. <i>reportName</i> can be any of the following keywords: <ul style="list-style-type: none"> <li>• area_report</li> <li>• timing_report</li> <li>• opt_report</li> <li>• cp_report</li> <li>• hier_area_report</li> </ul>
<b>-parameter</b> <i>reportSectionName</i>	Specifies the section of the report for the specific values to access. For details, see <a href="#">Parameters, on page 81</a> .
<b>-csv</b>	Generates the report as a comma separated list.
<b>-output_file</b> <i>fileName</i>	Specifies the name of the file to write out the report. If you do not specify an output file, the report is displayed in the Tcl window.
<b>-help</b>	Allows you to get help on a parameter list. Use -help * for a list of parameters.

## Parameters

The following reports have additional sections for which results can be output.

- area\_report – The area report contains results for the following sections:
  - io\_port
  - non\_io\_reg
  - total\_io\_reg
  - v\_ram
  - dsp\_used
  - total\_luts
- timing\_report – The timing report contains results for the following sections:
  - clock\_name

- req\_freq
- est\_freq
- slack

For example:

```
% status_report -name area_report
I/O ports(io_port)          26
Non I/O Register bits(non_io_reg) 242 (0%)
I/O Register bits(total_io_reg)  24
Block Rams(v_ram)           0 (1030)
DSP48s(dsp_used)             1 (2800)
LUTs(total_luts)             310 (0%)
```

## Reporting Parameters Independently

You can also specify some of the parameter reporting separately at the command line. For example:

- Report Timing

```
% report_timing
Timing Summary
Clock Name          Req Freq    Est    Freq Slack
eight_bit_uc|clock 198.9    MHz 169.1    MHz    -0.887
```

- Report Area

```
% report_area
LUTs for combinational functions 0
Non I/O Registers 0
I/O Pins          66
I/O registers     0
DSP Blocks        0 (256)
Memory Bits       32768
```

- Report Optimizations

```
% report_opt
Combined Clock Conversion 1 / 0
```

## synplify\_pro

Starts the FPGA synthesis tool and runs synthesis from the command line. Use the appropriate command for the tool you are using. The command to start the synthesis tool from the command line includes a number of command line options.

### Syntax

```
synplify_pro
[options ... ]
[projectFile]
```

*projectFile* Specifies the project (prj) file to use. If no file is specified, the tool defaults to the last project file opened.

*options* Any of the command line options described in the next table. These options control tool action on startup and, in many cases, can be combined on the same command line. See the next table for a description of the *options* you can specify.

The following table describes the *options* you can specify:

Option	Description
<b>-batch</b>	Starts the synthesis tool in batch mode from the specified project or Tcl file without opening the Project window.
<b>-compile</b>	Compiles the project, but does not map it.
<b>-evalhostid</b>	Reports host ID for node-locked and floating licenses.
<b>-help</b>	Lists available command line options and descriptions.
<b>-history</b> <i>filename</i>	Records all Tcl commands and writes them to the specified history log file when the command exits.
<b>-Identify_dir</b> <i>dir</i>	Specifies the location of the Identify installation directory for launching the Identify tool set. The installation path specified appears in the Configure Identify Launch dialog box (Options->Configure Identify Launch).
<b>-impl</b> <i>impName</i>	Runs only the specified implementation. You can use this option in conjunction with the -batch keyword (the Synplify tool supports only a single implementation).

Option	Description
<b>-ip_license_wait</b> <i>waitTime</i>	<p>Specifies how long to wait for a Synopsys DesignWare IP license when one is not immediately available. e. If you do not specify the <code>-ip_license_wait</code> option, license queuing is not enabled.</p> <p>If all requested licenses are checked out or if the specified wait time elapses, the tool excludes the IP and continues to process the rest of the design. Any IP block without a license is treated either as an error or a black box.</p> <p>License queuing allows you to wait until a license becomes available or specify a wait time in seconds. You can use this option in conjunction with the <code>-batch</code> keyword. For details, see <a href="#">Queuing Licenses, on page 461</a> in the <i>User Guide</i>.</p> <p>The <i>waitTime</i> value determines license queuing and sets a maximum wait time:</p> <ul style="list-style-type: none"> <li>• Undefined or 0 = Queuing off</li> <li>• 1 = Queuing enabled, indefinite wait time</li> <li>• &gt;1 = Queuing enabled for the specified time</li> </ul>
<b>-license_release</b>	<p>Releases FPGA synthesis licenses for a session after the place-and-route job is launched. The software allows place and route to continue running even after exiting the synthesis tool so that it does not consume an FPGA license.</p> <p>This command option must be run in batch mode. Specify the following command:</p> <pre>toolName -batch -license_release</pre>
<b>-licensetype</b> <i>featureName</i>	<p>Specifies a license if you work in an environment with multiple Synopsys FPGA licenses. You can use this option in conjunction with the <code>-batch</code> keyword.</p>
<b>-license_wait</b> <i>waitTime</i>	<p>Specifies how long to wait for a Synopsys FPGA license. If you do not specify the <code>-license_wait</code> option, license queuing is not enabled.</p> <p>License queuing allows you to wait until a license becomes available or specify a wait time in seconds. You can use this option in conjunction with the <code>-batch</code> keyword. For details, see <a href="#">Queuing Licenses, on page 461</a> in the <i>User Guide</i>.</p> <p>The <i>waitTime</i> value determines license queuing and sets a maximum wait time in seconds:</p> <ul style="list-style-type: none"> <li>• Undefined or 0 = Queuing off</li> <li>• 1 = Queuing enabled, indefinite wait time</li> <li>• &gt;1 = Queuing enabled for the specified wait time</li> </ul>



Option	Description
<b>-log</b> <i>filename</i>	Writes all output to the specified log file.
<b>-runall</b>	Runs all the implementations in the project file (the Synplify tool supports only a single implementation).
<b>-shell</b>	Starts synthesis tool in shell mode. Note: The FPGA synthesis tools only support the -shell option on UNIX and Linux platforms.
<b>-tcl</b> <i>prjFile</i>   <i>Tclscript</i>	Starts the synthesis tool in the graphical user interface using the specified project or Tcl file.
<b>-tclcmd</b> <i>command</i>	Specifies Tcl command to be executed on startup.
<b>-verbose_log</b>	Writes messages to stdout.log in verbose mode.
<b>-version</b>	Reports version of specified synthesis tool.

# Tcl Command Categories

The following tables group Tcl commands together by type or functionality.

- [Synthesis Commands](#), on page 86
- [Log File Commands](#), on page 86
- [Technology-specific Tcl Commands](#), on page 86

## Synthesis Commands

<a href="#">add_file</a>	<a href="#">add_folder</a>	<a href="#">status_report</a>
<a href="#">constraint_file</a>	<a href="#">get_env</a>	<a href="#">command_history</a>
<a href="#">hdl_define</a>	<a href="#">hdl_param</a>	<a href="#">get_option</a>
<a href="#">impl</a>	<a href="#">job</a>	<a href="#">project_data</a>
<a href="#">open_design</a>	<a href="#">open_file</a>	<a href="#">recording</a>
<a href="#">partdata</a>	<a href="#">project</a>	
<a href="#">project_file</a>	<a href="#">project_folder</a>	
<a href="#">set_option</a>	<a href="#">run_tcl</a>	

## Log File Commands

These Tcl commands let you filter messages in the log file.

<a href="#">log_filter</a>	Lets you filter errors, notes, and warning messages.
<a href="#">log_report</a>	Lets you write out the results of the log_filter command to a file.

## Technology-specific Tcl Commands

You can find vendor-specific Tcl commands in the appropriate vendor chapter.

Vendor/Family	Tcl Commands Described in...
Microsemi	<a href="#">Microsemi Tcl set_option Command Options</a> , on page 710





## CHAPTER 3

# Tcl Find, Expand, and Collection Commands

---

The FPGA synthesis software includes powerful search functionality in the Tcl find and expand commands. Objects located by these commands can be grouped into collections and manipulated. The following sections describe the commands and collections in detail:

- [find, on page 90](#)
- [Tcl Find -filter Command, on page 100](#)
- [expand, on page 106](#)
- [Collection Commands, on page 109](#)
- [Object Query Commands, on page 118](#)
- [Synopsys Standard Collection Commands, on page 130](#)

# find

The Tcl find command identifies design objects based on specified criteria. Use this command to locate multiple objects with a common characteristic. If you want to locate objects that share connectivity, use the expand command instead of the find command ([expand, on page 106](#)).

You can specify the find command from the SCOPE environment or enter it as a Tcl command. This command operates on the RTL database.

You can define objects identified by find as a group or *collection*, and operate on all the objects in the collection at the same time. To do this, you embed the find command as part of a collection creation or manipulation command to do this in a single step. The combination of find and collection commands provides you with very powerful functionality to operate on and manipulate multiple design objects simultaneously.

The table summarizes where to find detailed information:

For...	See...
Command syntax	<a href="#">Tcl Find Syntax, on page 91</a>
Syntax details: object types, expressions, case sensitivity, and special characters	<a href="#">Tcl Find Command Object Types, on page 94</a> <a href="#">Regular Expressions, Wildcards, and Special Characters, on page 94</a> <a href="#">Tcl Find Command Case Sensitivity, on page 96</a>
Examples of find syntax	Demos and Examples button, accessible from the tool UI <a href="#">Tcl Find Syntax Examples, on page 97</a>
Filtering find searches by property	<a href="#">Tcl Find -filter Command, on page 100</a> <a href="#">Find Filter Properties, on page 101</a> <a href="#">Refining Tcl Find Results with -filter, on page 132 in the <i>User Guide</i>.</a>
Using find search patterns and using find in collections	<a href="#">Finding Objects with Tcl find and expand, on page 132 in the <i>User Guide</i>.</a>

## Tcl Find Syntax

```
find [-objectType] [ pattern ]
    [-in $collectionName | listName]
    [-hier] [-hsc separator]
    [-regexp] [-nocase] [-exact]
    [-print]
    [-namespace techview | netlist]
    [-flat]
    [-leaf]
    [-rtl | -tech]
    [-filter expression]
```

If used, the `-filter` option must be specified as the last argument in the command. Descriptions of each command option are listed alphabetically in the following table.

Argument	Description
<code>-objectType pattern</code>	Specifies the type of object to be found: view, inst, port, pin, net or seq. The object type must be preceded by the appropriate prefix, as described in <a href="#">Tcl Find Command Object Types, on page 94</a> . <i>pattern</i> specifies the search pattern to be matched, and can include the * and ? wildcard characters.
<code>-exact</code>	Disables simple pattern matching. Use it to search for objects that contain the * and ? wildcard characters. You cannot use this argument with <code>-nocase</code> or <code>-regexp</code> . See <a href="#">Regular Expressions, Wildcards, and Special Characters, on page 94</a> for additional information.
<code>-filter expression</code>	Refines the results of find further, by filtering the results by the specified object property. For details about the syntax, refer to <a href="#">Tcl Find -filter Command, on page 100</a> . If you use the <code>-filter</code> option, it must be specified as the last argument to the find command.
<code>-flat</code>	Allows wildcard * to match the hierarchy separator.

Argument	Description
<b>-hier</b>	<p>Searches for the pattern from every level of hierarchy, instead of just the top level. By default, the search occurs from the top-level hierarchy for the given pattern; this option allows you to search for the pattern from every level of hierarchy.</p> <p>When -hier is not specified, the search is limited to the current view and wildcards do not match the hierarchy delimiter character. You can still traverse downward through the hierarchy by adding the delimiter in the pattern. Thus an asterisk (*) matches any object at the current level, but *.* matches any object one level below the current view. For more about wildcard characters, see <a href="#">Regular Expressions, Wildcards, and Special Characters</a>, on page 94.</p>
<b>-hsc separator</b>	<p>Specifies the hierarchy delimiter character. The default is the dot (.). The dot can be ambiguous if it is used both as a delimiter and as a normal character. For example, block1.u1 could mean the instance u1 in block1, or a record named block1.u1.</p> <p>Use the -hsc <i>separator</i> option to specify an unambiguous character as the hierarchy delimiter. For example, find -hsc "@" [block1@u1] finds the hierarchical instance in the block, while find -hsc "@" [block1.u1] finds the record.</p> <p>See <a href="#">Checking Constraint Files</a>, on page 53 for more information.</p>
<b>-in</b> <b>\$collectionName </b> <b>listName</b>	Restricts the search to the specified list or collection.
<b>-leaf</b>	Returns only non-hierarchical instances.
<b>-nocase</b>	<p>Ignores case when matching patterns. The default is to take case into account (-case). You cannot use the -nocase argument with -exact or -regexp. See <a href="#">Tcl Find Command Case Sensitivity</a>, on page 96 for more information.</p>
<b>-namespace</b> <b>techview   netlist</b>	<p>Determines the database to search for the find operation.</p> <ul style="list-style-type: none"> <li>techview searches the mapped (srm) database. This is the default.</li> <li>netlist searches the output netlist.</li> </ul> <p>This option is not available for an RTL view.</p>



Argument	Description
<b>-print</b>	<p>Prints the first 20 results. For a full list of objects found, use <code>c_print</code> or <code>c_list</code>.</p> <p>If you specify this command from an HDL Analyst view, the results are printed to the Tcl window; if you specify it in the constraint file, the results are printed to the log file, at the beginning of the Mapper section.</p> <p>Reported object names have prefixes that identify the object type, and double quotes around each name to allow for spaces in the names. For example:</p> <pre>"i:reg1" "i:\weird_name[foo\$] " "i:reg2"</pre> <p>&lt;&lt;found 233 objects. Displaying first 20 objects. Use <code>c_print</code> or <code>c_list</code> for all. &gt;&gt;</p>
<b>-regexp</b>	<p>Treats the pattern as a regular expression instead of a simple wildcard pattern. It also uses the <code>==</code> and <code>!=</code> filter operators to compare regular expressions, rather than simple wildcard patterns. You cannot use this argument with <code>-nocase</code> or <code>-exact</code>.</p> <p>If you do not specify <code>-regexp</code>, there are only two special characters that are used as wildcards: <code>*</code> and <code>?</code>. See <a href="#">Regular Expressions, Wildcards, and Special Characters, on page 94</a> for details about regular expressions.</p>
<b>-rtl   -tech</b>	<p>Uses the most recently activated RTL or Technology view. If none are available, it opens a new view. The RTL view is the default.</p>

## Tcl Find Command Object Types

You can specify the following types of objects:

Object	Prefix	Example	Synopsys
view (Design)	v:	v:work.cpu.rtl is the master cell of the cpu entity, rtl architecture, compiled in the VHDL work library.	lib_cell
inst (Instance)	i:	Default object type. i:core.i_cpu.reg1 points to the reg1 instance inside i_cpu.	cell
port	p:	p:data_in[3] points to bit 3 of the primary data_in port. work.cpu.rtl p:rst is the hierarchical rst port in the cpu view. This eventually points to all instances of cpu.	port
pin	t:	t:core.i_cpu.rst points to the hierarchical rst pin of instance i_cpu.	pin
net	n:	n:core.i_cpu.rst points to the rst net driven in i_cpu.	net
seq (Sequential instance)	i:	i:core.i_cpu.reg[7:0]	cell

## Regular Expressions, Wildcards, and Special Characters

The Tcl find command significantly differs from a simple Tcl search. A simple Tcl search does not treat any character, except for the backslash (\), as a special character, so \* matches everything in a string. The Tcl find command uses various regular expressions and special characters, as shown in the following table.

Use curly brackets {} or double quotes to prevent the interpretation of special characters within a pattern, and the backslash to escape a single character.

**Syntax Matches...****Meta Characters: Used to match certain conditions in a string**

<b>^</b>	At the beginning of the string
<b>\$</b>	At the end of the string. Use curly brackets {} or double quotes to prevent the interpretation of special characters within a pattern.
<b>.</b>	Any character. If you want to use the dot (.) as a hierarchy delimiter, you must escape it with a backslash (\), because it has a special meaning in regular expressions.
<b>\k</b>	Interprets and matches the specified non-alphanumeric character as an ordinary, non-reserved character (where <i>k</i> is the non-alphanumeric character). For example, \\$ matches a dollar symbol, not the character in its reserved sense of matching the end of a string. Similarly \.d in a.b.c.d.e indicates that c.d must be interpreted as part of the instance name, not as a hierarchy separator.
<b>\c</b>	The specified non-alphanumeric character (where <i>c</i> is the non-alphanumeric character) when it is used in an escape sequence.
<b> </b>	Equivalent to an OR.

**Character Class: A list of characters to match**

<b>[/ist]</b>	Any single character from the <i>/ist</i> . For example, [abc] matches a lower-case a, b, or c. To specify a range of characters in the list, use a dash. For example, [A-Za-z] matches any alphabetical character. Use curly brackets {} or double quotes to prevent the interpretation of special characters within a pattern.
<b>[^/ist]</b>	Characters not in the list. You can specify a range, as described above. For example, [^0-9] matches any non-numeric character.
<b>\</b>	Used as a prefix to escape special characters like the following: ^ \$ \ .   ( ) [ ] { } ? + *

**Escape Sequences: Shortcuts for common character classes**

<b>\d</b>	A digit between 0 and 9
<b>\D</b>	A non-numeric character
<b>\s</b>	A white space character
<b>\S</b>	A non-white space character

**Syntax Matches...**

<code>\w</code>	A word character; i.e., alphanumeric characters or underscores
<code>\W</code>	A non-word character


**Quantifiers: Number of times to match the preceding pattern**

<code>*</code>	A sequence of 0 or more matches If you do not specify <code>-hier</code> , the search is restricted to the current view only. To traverse downward through the hierarchy, either use the <code>-hier</code> argument or specify the hierarchical levels to be searched by adding the hierarchical delimiter to the pattern. For example, <code>*.*</code> matches objects one level below the current view.
<code>+</code>	A sequence of 1 or more matches
<code>?</code>	A sequence of 0 or 1 matches
<code>{N}</code>	A sequence of exactly <i>N</i> matches Use curly brackets to interpret special characters as ordinary characters within a pattern.
<code>{N,}</code>	A sequence of <i>N</i> or more matches
<code>{N,P}</code>	A sequence of <i>N</i> through <i>P</i> matches ( <i>P</i> included); $N \leq P$


**Tcl Find Command Case Sensitivity**

Case sensitivity depends on the rules of the language used to specify the object. If the object was generated in VHDL, it is case-insensitive; if it was generated in Verilog, it is case-sensitive. In mixed-language designs, the case-sensitivity rules for the parent object prevail, even when another language is used to define the lower-level object.

- ☐ Verilog  
☐ VHDL



i:A.B.Reg - correct  
i:A.b.Reg - correct  
i:a.B.Reg - correct  
i:a.b.Reg - correct  
i:A.B.REG - incorrect  
i:A.B.reg - incorrect



i:A.B.Reg - correct  
i:A.b.Reg - incorrect  
i:a.B.Reg - incorrect  
i:a.b.Reg - incorrect  
i:A.B.REG - correct  
i:A.B.reg - correct

## Tcl Find Syntax Examples

The following are examples of find syntax:

Example	Description
<code>find {a*}</code>	Finds any object in the current view that starts with a
<code>find {a*} -hier -nocase</code>	Finds any object that starts with a or A
<code>find -net {*synp*} -hier</code>	Finds any net the contains synp
<code>find -seq * -filter {@clock==myclk}</code>	Finds any register in the current view that is clocked by myclk
<code>find -flat -seq {U1.*}</code>	Finds all sequential elements at any hierarchical level under U1 (* matches hierarchy separator)
<code>find -hier -flat -inst {i:A.B.C.*} -filter @view==ram*</code>	Finds all RAM instances starting from a submodule and all lower hierarchical levels from A downwards
<code>find -hier-seq {*} -filter @clock_enable==ena</code>	Finds all registers enabled by the ena signal.
<code>find -hier-seq {*} -filter @slack &lt;{-0.0}</code>	Finds all sequential elements with negative slack.
<code>find -hier-seq {*} -filter {@clock ==clk1}</code>	Finds all sequential elements within the clk1 clock domain
<code>find -hier-net {*} -filter {@fanout &gt;20}</code>	Finds high fanout nets that drive more than 20.destinations
<code>find -hier-seq * -in \$all_inst_coll</code>	Finds sequential elements inside the all_inst_coll collection
<code>find -net -regexp {[a-b].*}</code>	Finds all nets in hierarchy a and b. This means {n:a.*} and {n:b.*}

Use the `{}` characters to protect patterns that contain `[]` from Tcl evaluation. For example, use the following command to find instance `reg[4]`:

```
find -inst {reg[4]}
```

## Example: Custom Report Showing Paths with Negative Slack

Use the following commands:

```
open_design implementation_a/top.srm
set find negslack[find -hier -seq -inst {*} -filter @slack <
{-0.0}]
c_print -prop slack -prop view $find_negslack -file negslack.txt
```

The result of running these commands is a report called negslack.txt:

```
Object Name                                slack  view
{i:CPU_A_SOC.CPU.DATAPATH.GBR[0]} -3.264  "FDE"
{i:CPU_A_SOC.CPU.DATAPATH.GBR[1]} -3.158  "FDE"
{i:CPU_A_SOC.CPU.DATAPATH.GBR[2]} -3.091  "FDE"
```

## Example: Custom Report for Negative Slack FFs in a Clock Domain

The following procedure steps through the commands used to find all negative slack flip-flops with a given clock domain:

1. Create a collection that contains all sequential elements with negative slack:

```
set negFF [find -tech -hier -seq {*} -filter @slack < {-0.0}]
```

2. Create a collection of all sequential elements within the clk clock domain

```
set clk1FF find -hier -seq * -filter {@clock==clk1}
```

3. Isolate the common elements in the two collections:

```
set clk1Slack [c_intersect $negFF $clk1FF]
```

4. Generate a report using the c\_print command:

```
c_print [find -hier -net * -filter @fanout>=2]
{n:ack1_tmp}
{n:ack2_tmp}
...
{n:blk_xfer_cntrl_inst.lfsr_data[20:14]}
{n:blk_xfer_cntrl_inst.lfsr_inst.blk_size[6:0]}
{n:blk_xfer_cntrl_inst.lfsr_inst.clk_c}
...
```

## Custom Fanout Report Example

The following command generates a fanout report:

```
% c_print -prop fanout [find -hier -net * -filter @fanout>=2]
```

This is an example of the report generated by the command:

Object Name	fanout
{n:ack1_tmp}	3
{n:ack2_tmp}	4
...	
{n:blk_xfer_cntrl_inst.lfsr_data[14]}	3
{n:blk_xfer_cntrl_inst.lfsr_data[15]}	3
{n:blk_xfer_cntrl_inst.lfsr_data[16]}	2
...	

You can add additional information to the report, by specifying more properties. For example:

```
% c_print -prop fanout [find -hier -net * -filter @fanout>=2] -prop pins
```

This command generates a report like the one shown below:

Object Name	Fanout	Pins
{n:ack1_tmp}	3	"t:word_xfer_cntrl_inst.ack1_tmp t:word_xfer_inst.ack1_tmp"
{n:ack2_tmp}	4	"t:blk_xfer_cntrl_inst.ack2_tmp t:blk_xfer_inst.ack2_tmp"
{n:adr_o_axb_1}	2	"t:blk_xfer_inst.adr_o_axb_1 t:adr_o_cry_1_0.S t:adr_o_s_1.LI"
{n:adr_o_axb_2}	2	"t:blk_xfer_inst.adr_o_axb_2 t:adr_o_cry_2_0.S t:adr_o_s_2.LI"
{n:adr_o_axb_3}	2	"t:blk_xfer_inst.adr_o_axb_3 t:adr_o_cry_3_0.S t:adr_o_s_3.LI"
{n:adr_o_axb_4}	2	"t:blk_xfer_inst.adr_o_axb_4 t:adr_o_cry_4_0.S t:adr_o_s_4.LI"
{n:adr_o_axb_5}	2	"t:blk_xfer_inst.adr_o_axb_5 t:adr_o_cry_5_0.S t:adr_o_s_5.LI"
{n:adr_o_axb_6}	2	"t:blk_xfer_inst.adr_o_axb_6 t:adr_o_cry_6_0.S t:adr_o_s_6.LI"
...		

To save the report as a file, use a command like this one:

```
c_print -prop fanout [find -hier -net * -filter @fanout>=2]
-prop pins -file prop.txt
```

## Tcl Find -filter Command

The Tcl find command includes the optional -filter option, which provides a powerful way to further refine the results of the find command and filter objects based on properties. See the following for details about the find -filter command:

- [Find -filter Syntax, on page 100](#)
- [Find Filter Properties, on page 101](#)
- [Find Filter Examples, on page 104](#)

For the Tcl find command syntax, see

### Find -filter Syntax

**find** *pattern other\_args* **-filter** [**!**]{*@property\_name operator value*}

**!** Optional character to specify the negative. Include the **!** character if you are checking for the absence of a property; leave it out if you are checking for the presence of a property.

**@property\_name** Property name to use for filtering. The name must be prefixed with the **@** character. For example, if clock is the property name, specify {@clock==myclk}.

**operator** Evaluates and determines the property value used for the filter expression. You can use the following operators:

- Relational operators: =, <, >, ==, >=, <=
- Logical operators: &&, ||, !

**value** Property value for the property in the filter expression, when the property has a value. The value can either be an object name such as myclk in {@clock==myclk}, or a value, such as 60 in {@fanout>=60}.

When specified, the -filter option must be the last option specified for the find command.



## Find Filter Properties

The object properties are based on the design or constraint, and are used to qualify searches and build collections. To generate these properties, open Project->Implementation Options->Device and enable the Annotated Properties for Analyst check box. The properties display in the Tcl window when the RTL or Technology view is active. Some properties are only available in a certain view. The tool creates .sap and .tap files (design and timing properties, respectively) in the project folder.

The table below lists the common filter object properties. It does not include some vendor-specific properties. Use the table as a guide to filter the properties you want. Here is how to read the columns:

Property Name	Property Value	HDL View	Comment
<b>Common Properties</b>			
type	view   port   net   instance   pin]	All	
<b>View Properties</b>			
compile_point	locked	Tech	
is_black_box	1	All	
is_verilog	0   1	All	
is_vhdl	0   1	All	
syn_hier	remove   flatten   soft   firm   hard	Tech	
<b>Port Properties</b>			
direction	input   output   inout	All	
fanout	<i>value</i>	All	Total fanout (integer)
<b>Instance Properties</b>			
area	<i>area_value</i>	Tech	
arrival_time	<i>value</i>	Tech	Corresponds to worst slack

Property Name	Property Value	HDL View	Comment
async_reset	<b>n</b> : <i>netName</i>	All	
async_set	<b>n</b> : <i>netName</i>	All	
clock	<i>clockName</i>	All	Could be a list if there are multiple clocks
clock_edge	rise   fall   high   low	All	Could be a list if there are multiple clocks
clock_enable	<b>n</b> : <i>netName</i>	All	Highest branch name in the hierarchy, and closest to the driver
compile_point	locked	Tech	Automatically inherited from its view
hier_rtl_name	<i>hierInstanceName</i>	All	
inout_pin_count	value	All	
input_pin_count	value	All	
inst_of	viewName	All	
is_black_box	1 (Property added)	All	Automatically inherited from its view
is_hierarchical	1 (Property added)	All	
is_sequential	1 (Property added)	All	
is_combinational	1 (Property added)	All	
is_pad	1 (Property added)	All	
is_tristate	1 (Property added)	All	
is_keepbuf	1 (Property added)	All	
is_clock_gating	1 (Property added)	All	
is_vhdl	0   1	All	Automatically inherited from its view
is_verilog	0   1	All	Automatically inherited from its view

Property Name	Property Value	HDL View	Comment
kind	<i>primitive</i> For example: inv   and  dff   mux   statemachine   ...)	All	Tech view contains vendor-specific primitives
location	( <i>x</i> , <i>y</i> )	Tech	Format can differ
name	<i>instanceName</i>	All	
orientation	N   S   E   W	Tech	
output_pin_count	<i>value</i>	All	
pin_count	<i>value</i>	All	
placement_type	unplaced   placed	All	
rtl_name	<i>nonhierInstanceName</i>	All	
slack	<i>value</i>	Tech	Worst slack of all arcs
slow	1	Tech	
sync_reset	<b>n</b> : <i>netName</i>	All	
sync_set	<b>n</b> : <i>netName</i>	All	
syn_hier	remove   flatten   soft   firm   hard	Tech	Automatically inherited from its view
view	<i>viewName</i>	All	
<b>Pin Properties</b>			
arrival_time	<i>timingValue</i>	Tech	
clock	<i>clockName</i>	All	Could be a list if there are multiple clocks
clock_edge	rise   fall   high   low	All	Could be a list if there are multiple clocks
direction	input   output   inout	All	
fanout	<i>value</i>	All	Total fanout (integer)
is_clock	0   1	All	

Property Name	Property Value	HDL View	Comment
is_gated_clock	0   1	All	Set in addition to is_clock
slack	<i>value</i>	Tech	
<b>Net Properties</b>			
clock	<i>clockName</i>	All	Could be a list if there are multiple clocks
is_clock	0   1	All	
is_gated_clock	0   1	All	Set in addition to is_clock
fanout	<i>value</i>	All	Total fanout (integer)

## Find Filter Examples

The following examples show how find -filter is used to check for the presence or absence of a property, with the ! character indicating a negative check:

c_print [find -hier -view{ *} -filter (@is_black_box)]	Finds all objects that are black boxes.
c_print [find -hier -view {*} -filter (!@is_black_box)]	Finds all objects that are not black boxes

The following are additional positive check examples:

```
find * -filter @fanout>8
(Finds all ports, pins, and nets from the top level with a fanout greater than 8)

find * -hier -filter @view!=andv || @view!=orv
(Finds all instances other than andv and orv in the design)

find -hier -inst * -filter @inst_of==statemachine
(Finds all instances of statemachine throughout the hierarchy)

find -hier -inst * -filter @kind==statemachine
(Finds all instances of statemachine throughout the hierarchy)
```

```
find -hier -inst {*reg*} -filter @clock==CLK
```

(Finds all instances throughout the hierarchy with the name `reg` and that are clocked by `CLK`)

```
find -hier -net {*} -filter (@fanout > 4)
```

(Finds all nets throughout the hierarchy that have a fanout greater than 4)

This is another example of a negative check:

```
find -inst *big* -filter (!@is_black_box && @pin_count > 10
```

(Finds all instances from the top level that have the name `big`, are not black boxes, and have more than 10 pins)

You can also specify Boolean expressions on multiple properties:

```
find * -filter @pin_count>8 && @slack<0
```

(Finds all instances from the top level that have more than 8 pins and with negative slack)

# expand

The `expand` command identifies objects based on their connectivity, by expanding forward from a given starting point. For more information, see [Using the Tcl `expand` Command to Define Collections, on page 136](#) of the *User Guide*.

## Tcl `expand` Syntax

The syntax for the `expand` command is as follows:

```
expand [-objectType] [-from object] [-thru object] [-to object] [-level integer]
        [-hier] [-leaf] [-seq] [-print]
```

Argument	Description
<b>-from</b> <i>object</i>	Specifies a list or collection of ports, instances, pins, or nets for expansion forward from all the pins listed. Instances and input pins are automatically expanded to all output pins of the instances. Nets are expanded to all output pins connected to the net.  If you do not specify this argument, backward propagation stops at all sequential elements.
<b>-hier</b>	Modifies the range of any expansion to any level below the current view. The default for the current view is the top level and is defined with the <code>define_current_design</code> command as in the compile-point flow.
<b>-leaf</b>	Returns only non-hierarchical instances.
<b>-level</b> <i>integer</i>	Limits the expansion to N logic levels of propagation. You cannot specify more than one <code>-from</code> , <code>-thru</code> , or <code>-to</code> point when using this option.
<b>-objectType</b>	Optionally specifies the type of object to be returned by the expansion. If you do not specify an <i>objectType</i> , all objects are returned. The object type is one of the following: <ul style="list-style-type: none"> <li>• <b>-instance</b> returns all instances between the expansion points. This is the default.</li> <li>• <b>-pin</b> returns all instance pins between the expansion points.</li> <li>• <b>-net</b> returns all nets between the expansion points.</li> <li>• <b>-port</b> returns all top-level ports between the expansion points.</li> </ul>

Argument	Description
<b>-print</b>	<p>Evaluates the expand function and prints the first 20 results. If you use this command from HDL Analyst, these results are printed to the Tcl window; for constraint file commands, the results are printed to the log file at the start of the Mapper section.</p> <p>For a full list of objects found, you must use <code>c_print</code> or <code>c_list</code>. Reported object names have prefixes that identify the object type. There are double quotes around each name to allow for spaces in the names. For example:</p> <pre>"i:reg1" "i:reg2" "i:\weird_name[foo\$] " "i:reg3"</pre> <p>&lt;&lt;found 233 objects. Displaying first 20 objects. Use <code>c_print</code> or <code>c_list</code> for all. &gt;&gt;</p>
<b>-seq</b>	<p>Modifies the range of any expansion to include only sequential elements. By default, the expand command returns all object types. If you want just sequential instances, make sure to define the <i>object_type</i> with the <code>-inst</code> argument, so that you limit the command to just instances.</p>
<b>-thru object</b>	<p>Specifies a list or collection of instances, pins, or nets for expansion forward or backward from all listed output pins and input pins respectively. Instances are automatically expanded to all input/output pins of the instances. Nets are expanded to all input/output pins connected to the net. You can have multiple <code>-thru</code> lists for product of sum (POS) operations.</p>
<b>-to object</b>	<p>Specifies a list or collection of ports, instances, pins, or nets for expansion backward from all the pins listed. Instances and output pins are automatically expanded to all input pins of the instances. Nets are expanded to all input pins connected to the net.</p> <p>If you do not specify this argument, forward propagation stops at all sequential elements.</p>

## Tcl expand Syntax Examples

Example	Description
<code>expand -hier -from {i:reg1} -to {i:reg2}</code>	Expands the cone of logic between two registers. Includes hierarchical instances below the current view.
<code>expand -inst -from {i:reg1}</code>	Expands the cone of logic from one register. Does not include instances below the current view.
<code>expand -inst -hier -to {i:reg1}</code>	Expands the cone of logic to one register. Includes hierarchical instances below the current view.
<code>expand -pin -from {t:i_and2.z} -level 1</code>	Finds all pins driven by the specified pin. Does not include pins below the current view.
<code>expand -hier -to {t:i_and2.a} -level 1</code>	Finds all instances driving an instance. Includes hierarchical instances below the current view.
<code>expand -hier -from {n:cen}</code>	Finds all elements in the transitive fanout of a clock enable net, across hierarchy.
<code>expand -hier -from {n:cen} -level 1</code>	Finds all elements directly connected to a clock enable net, across hierarchy.
<code>expand -hier -thru {n:cen}</code>	Finds all elements in the transitive fanout and transitive fanin of a clock enable net, across hierarchy.




# Collection Commands

A collection is a group of objects. Grouping objects lets you operate on multiple group members at once; for example you can apply the same constraint to all the objects in a collection. You can do this from both the SCOPE editor (see [Collections, on page 173](#)) or in a Tcl file.


The following table lists the commands for creating, copying, evaluating, traversing, and filtering collections, and subsequent sections describe the collections, except for find and expand, in alphabetical order. For information on using collections, see [Using Collections, on page 140](#) in the *User Guide*.

Command	Description
Creation	
<a href="#">define_collection</a>	Creates a collection from a list
<a href="#">set modules</a>	Creates a collection
<a href="#">set modules_copy \$modules</a>	Copies a collection
Creation from Objects Identified by Embedded Commands	
<a href="#">find</a>	Does a targeted search and finds objects. Embedding the find command in a collection creation command first finds the objects, and then creates a collection out of the identified group of objects.
<a href="#">expand</a>	Identifies related objects by expanding from a selected point. Embedding the expand command in a collection creation command first finds the objects, and then creates a collection out of the identified group of objects.
Operators for Comparison and Analysis	
<a href="#">c_diff</a>	Identifies differences between lists or collections
<a href="#">c_intersect</a>	Identifies objects common to a list and a collection
<a href="#">c_symdiff</a>	Identifies objects that belong exclusively to only one list or collection
<a href="#">c_union</a>	Concatenates a list to a collection

Command	Description
Operators for Evaluation and Statistics	
<a href="#">c_info</a>	Prints statistics for a collection
<a href="#">c_list</a>	Converts a collection to a Tcl list for evaluation
<a href="#">c_print</a>	Displays collections or properties for evaluation



## c\_diff



Identifies differences by comparing collections, or a list and a collection. For this command to work, the design must be open in the GUI.

### Syntax

```
c_diff {$collection1 $collection2 | $collection {list}} [-print]
```

This command also includes a -print option to display the result.

## Examples

The following examples combine the `set` with the `c_diff` command to create a new collection that contains the results of the `c_diff` command. The first example compares two collections and puts the results in `diffCollection`:

```
set diffCollection [c_diff $collection1 $collection2]
```

The next example creates `collection1` consisting of objects `i:reg1` and `i:reg2`, compares this collection to a Tcl list containing object `i:reg1`, puts the results in the collection `diffCollection` and prints the result (`i:reg2`).

```
%set collection1 {i:reg1 i:reg2}
%set diffCollection [c_diff $collection1 {i:reg1}]
%c_print $diffCollection
{i:reg2}
```


## c\_info

Returns specifics of a collection, including database name, number of objects per type, and total number of objects. You can save the results to a Tcl variable (array) using the `-array name` option.

### Syntax

```
c_info $mycollection [-array name]
```

## c\_intersect



Defines common objects that are included in each of the collections or lists being compared.

### Syntax

```
c_intersect $collection1 $collection2 [list -print]
```

This command also includes a `-print` option to display the result.

## Example

The following example uses the `set` command to create a new collection that contains the results of the `c_intersect` command. The example compares a list to a collection (`myCollection`) and puts the common elements in a new collection called `commonCollection`:

```
%set mycollection {i:reg1 i:reg2}
%set commonCollection [c_intersect $mycollection {i:reg1 i:reg3}]
%c_print $intercollection
{i:reg1}
```

## c\_list

Converts a collection to a Tcl list of objects. You can evaluate any collection with this command. If you assign the collection to a variable, you can then manipulate the list using standard Tcl list commands like `lappend` and `lsort`. Optionally, you can specify object properties to add to the resulting list with the `-prop` option:

```
(object prop_value ... prop_value)...
(object prop_value ... prop_value)
```

## Syntax

**c\_list** *\$collection*/*list* [-prop *propertyName*]\*

## Example

```
$set myModules [find -view *]
%c_list $myModules
{v:top}{v:block_a}{v:block_b}

%c_list $myModules -prop is_vhdl -prop is_verilog
```

Name	is_vhdl	is_verilog
{v:top}	0	1
{v:block_a}	1	0
{v:block_b}	1	0

## c\_print

Displays collections or properties in column format. Object properties are printed using one or more `-prop propertyName` options.

### Syntax

```
c_print {$collection / {list} } [-prop propertyName]* [-file filename]
```

To print to a file, use the `-file` option. The following command in a constraint file prints the whole collection to a file:

```
c_print -file foo.txt $col
```


Note that the command prints the file to the current working directory. If you have multiple projects loaded, check that the file is written to the correct location. You can use the `pwd` command in the Tcl window to echo the current directory and then use `cd directoryName` to change the directory as needed.

### Example

```
%set modules [find -view *]
%c_print $modules
{v:top}
{v:block_a}
{v:block_b}

%c_print -prop is_vhdl -prop is_verilog $modules
Name is_vhdl is_verilog
{v:top} 0 1
{v:block_a} 1 0
{v:block_b} 1 0
```

## c\_symdiff



Compares a collection to another collection or Tcl list and finds the objects that are unique, not shared between the collections or Tcl lists being compared. It is the complement of the `c_intersect` command ([c\\_intersect](#), on [page 111](#)).

## Syntax

```
c_symdiff {$collection1 $collection2 | $collection {list}} [-print]
```

This command also includes a -print option to display the result.

## Examples

The following example uses the set command together with the c\_symdiff command to compare two collections and create a new collection (symDiffCollection) that contains the results of the c\_symdiff command.


```
set symDiff_collection [c_symdiff $collection1 $collection2]
```

The next example is more detailed. It compares a list to a collection (collection1) and creates a new collection called symDiffCollection from the objects that are different. In this case, reg1 is excluded from the new collection because it is common to both the list and collection1.

```
set collection1 {i:reg1 i:reg2}
set symDiffCollection [c_symdiff $collection1 {i:reg1 i:reg3}]
c_list $symDiffCollection
    {"i:reg2" "i:reg3"}
```

You can also use the command to compare two collections:

## c\_union



Adds a collection, or a list to a collection, and removes any redundant instances. For this command to work, the design must be open in the GUI.

## Syntax

```
c_union {$collection1 $collection2 | $collection {list}} [-print]
```

The c\_union command automatically removes redundant elements. This command also includes a -print option to display the result.

## Examples

You can concatenate two collections into a new collection using the `c_union` and `set` commands, as shown in the following example where `collection1` and `collection2` are concatenated into `combined_collection`:

```
set combined_collection [c_union $collection1 $collection2]
```

The following example creates a new collection called `sumCollection`, which is generated by adding a Tcl list with one object (`reg3`) to `collection1`, which consists of `reg1` and `reg2`. The new collection created by `c_union` contains `reg 1`, `reg2`, and `reg3`.

```
%set collection1 [find -instance {reg?} -print]
    {i:reg1}
    {i:reg2}
%set sumcollection [c_union $collection1 {i:reg3}]
%c_list $sumcollection
    {i:reg1} {i:reg2} {i:reg3}
```

If instead you added `reg2` and `reg3` to `collection1` with the `c_union` command, the command removes redundant instances (`reg2`), so that the new collection still consists of `reg1`, `reg2`, and `reg3`.

```
%set collection1 {i:reg1 i:reg2}
%set sumcollection [c_union $collection1 {i:reg2 i:reg3}]
%c_list $sumcollection
    {i:reg1} {i:reg2} {i:reg3}
```

## define\_collection

Creates a collection from any combination of single elements, Tcl lists, and collections. You get a warning message about empty collections if you define a collection with a leading asterisk and then define an attribute for it, as shown here:

```
set noretimesh [define_collection [find -hier -seq *uc_alu]]
define_attribute {$noretimesh} {syn_allow_retiming} {0}
```

To avoid the error message, remove the leading asterisk and change `*uc_alu` to `uc_alu`.

## Example

```
set modules [define_collection {v:top} {v:cpu} $mycoll $mylist]
```

## define\_scope\_collection

The `define_scope_collection` command combines `set` and `define_collection` to create a collection and assigns it to a variable.

```
define_scope_collection my_regs {find -hier -seq *my*}
```

## get\_prop

Returns a single property value for each member of the collection in a Tcl list.

## Examples

```
get_prop -prop clock [find -seq *]  
get_prop $listExpandedInst -prop rtl_name LOROM32X1inst  
get_prop $listExpandedInst -prop location SLICE_X1y36  
get_prop $listExpandedInst -prop bel C6LUT  
get_prop $listExpandedInst -prop slack 0.678
```

## set

Copies a collection to create a new collection. This command copies the collection but not the name, so the two are independent. Changes to the original collection do not affect the copied collection.

## Syntax

**set** *collectionName* *collectionCriteria*

**set** *copyName* **\$***collectionName*



<i>collectionName</i>	The name of the new collection.
<i>collectionCriteria</i>	Criteria for defining the elements to be included in the collection. Use this argument to embed other commands, like Tcl <code>find</code> and <code>expand</code> , as shown in the examples below, or other collection commands like <code>define_collection</code> , <code>c_intersect</code> , <code>c_diff</code> , <code>c_union</code> , and <code>c_syndiff</code> . Refer to these commands for examples.
<i>copyName</i>	The name assigned to the copied collection.
<i>\$collectionName</i>	Name of an existing collection to copy.

## Examples

The following syntax examples illustrate how to use the `set` command:

- Use the `set` command to copy a collection:

```
set my_mod_copy $my_module
```

- Use the `set` command with a variable name and an embedded `find` command to create a collection from the `find` command results:

```
set my_module [find -view *]
```

- Use the `set` command with `define_collection` to create a collection:

```
set my_module [define_collection {v:top} {v:cpu} $col_1 $mylist]
```

For more examples of the `set` command used with embedded Tcl collection commands, see the examples in [c\\_diff](#), on page 110, [c\\_intersect](#), on page 111, [c\\_syndiff](#), on page 113, [c\\_union](#), on page 114, and [define\\_collection](#), on page 115.

## Object Query Commands

The query commands are Synopsys SDC commands from the Design Compiler tool for creating collections of specific object types. Functionally, they are equivalent to the Tcl find and expand commands ([find, on page 90](#) and [expand, on page 106](#)).

The Synopsys SDC collection commands are only intended to be used in the FDC file to create collections of objects for constraints. This section describes the syntax for the object query commands supported in the FPGA synthesis tools. For complete documentation on these commands, refer to the Design Compiler documentation.

- [all\\_clocks](#)
- [all\\_inputs](#)
- [all\\_outputs](#)
- [all\\_registers](#)
- [get\\_cells](#)
- [get\\_clocks](#)
- [get\\_nets](#)
- [get\\_pins](#)
- [get\\_ports](#)

**Note:** Since all the query commands above are used to create Tcl collections of objects for constraints, they must be enclosed in [ ] to be applied. For example:

```
set_input_delay 0.5 [all_inputs] -clock clk
```

### Object Query Commands and Tcl find and expand Commands

The Synopsys get\* commands and all\* commands are functionally similar to the Tcl find and expand commands. The get\* commands and all\* commands are better suited to use with constraints and the fdc file, because they handle properties like @clock better than the Tcl find and expand commands. In certain cases, the fdc file does not support the find and expand commands, although you can still enter them in the Tcl window. See [Object Query Commands and Tcl find and expand Commands, on page 118](#) for examples.

## Object Query and Tcl find/expand Examples

The following table lists parallel examples that compare how to use either the Tcl find/expand or the get/all commands to query design objects and set constraints.

Return the output pins of top-level registers clocked by clk\_b (e.g. inst1.inst2.my\_reg.Q)

all_registers	FDC Constraint: <pre>set_multicycle_path {4} -from [all_registers -no_hierarchy -output_pins -clock [get_clocks {clk_b}]] set_multicycle_path {4} -from [get_pins -of_objects [get_cells * -filter {@clock == clk_b}] -filter {@name == Q}]</pre>
find	Tcl Window: <pre>% define_collection [regsub -all {i:([^\s]+)} [join [c_list [find -inst * -filter @clock == clk_b]]] {t:\1.Q}]</pre>

Return all registers in the design clocked by the rising edge of clock clkfx

all_registers	FDC Constraint: <pre>set_multicycle_path {3} -to [all_registers -cells -rise_clock [get_clocks {clkfx}]] set_multicycle_path {3} -to [get_cells -hier * -filter {@clock == clkfx &amp;&amp; @clock_edge == rise}]</pre>
find	Tcl Window: <pre>find -hier -inst * -filter {@clock == clkfx &amp;&amp; @clock_edge == rise}</pre>

Return clock pins of all registers clocked by the falling edge of clkfx

all_registers	FDC Constraint: <pre>set_multicycle_path {2} -from [all_registers -clock_pins -fall_clock [get_clocks {clkfx}]] set_multicycle_path {2} -from [get_pins -of_objects [get_cells -hier * -filter {@clock == clkfx &amp;&amp; @clock_edge == fall}] -filter {@name == C}]</pre>
find	Tcl Window: <pre>% find -hier -inst * -filter {@clock == clkfx &amp;&amp; @clock_edge == fall}</pre>

Return the E pins of all instances of dffre cells (e.g. inst1.inst2.my\_reg.E)

get_pins	FDC Constraint: <pre>set_multicycle_path -to [get_pins -filter {@name == E} -of_objects [get_cells -hier * -filter {@inst_of == dffre}]]</pre>
find	Tcl Window and FDC Constraint: <pre>% regsub -all {i:([^\s]+)} [join [c_list [find -hier -inst * -filter @inst_of == dffre]]] {t:\1.E}]</pre>

## **all\_clocks**

Returns a collection of clocks in the current design.

### **Syntax**

This is the supported syntax for the `all_clocks` command:

**all\_clocks**

This command has no arguments. All clocks must be defined in the design before using this command. To create clocks, you can use the `create_clock` command.

### **Example**

The following constraint sets a multicycle path from all the starting points.

```
set_multicycle_path 3 -from [all_clocks]
```

## **all\_inputs**

Returns a collection of input or inout ports in the current design.

### **Syntax**

This is the supported syntax for the `all_inputs` command:

**all\_inputs**

### **Example**

The following constraint sets a default input delay.

```
set_input_delay 3 [all_inputs]
```

## **all\_outputs**

Returns a collection of output or inout ports in the current design.

## Syntax

This is the supported syntax for the `all_outputs` command:

**`all_outputs`**

## Example

The following constraint sets a default output delay.

```
set_output_delay 2 [all_outputs]
```

## `all_registers`

Returns a collection of sequential cells or pins in the current design.

## Syntax

This is the supported syntax for the `all_registers` command:

**`all_registers`**

## Example

The following constraint sets a max delay target for timing paths leading to all registers.

```
set_max_delay 10.0 -to [all_registers]
```

## `get_cells`

Creates a collection of cells from the current design that is relative to the current instance.

## Syntax

This is the supported syntax for the `get_cells` command:

```
get_cells
[-hierarchical]
[-nocase]
[-regexp]
[-filter expression]
[pattern]
```

## Arguments

<b>-hierarchical</b>	Searches each level of hierarchy for cells in the design relative to the current instance. The object name at a particular level must match the patterns. For the cell <code>block1/adder</code> , a hierarchical search uses "adder" to find this cell name. By default, the search is <i>not</i> hierarchical.
<b>-nocase</b>	Ensures that matches are case-insensitive. This applies for both the patterns argument and the filter operators ( <code>==</code> and <code>!=</code> ).
<b>-regexp</b>	Views the patterns argument as a regular expression rather than a simple wildcard pattern. The behavior of the filter operators ( <code>==</code> and <code>!=</code> ) have also been modified to use regular expression rather than simple wildcard patterns.  When using the <code>-regexp</code> option, be careful how you quote the patterns argument and filter expression. Rigidly quoting with curly braces around regular expressions is recommended. Regular expressions are always anchored; that is, the expression assumes matching begins at the beginning of the object name and ends matching at the end of an object name. You can expand the search by adding ".*" to the beginning or end of the expressions, as needed.
<b>-filter <i>expressions</i></b>	Filters the collection with the specified expression. For each cell in the collection, the expression is evaluated based on the cell's attributes. If the expression evaluates to true, the cell is included in the result.
<b><i>pattern</i></b>	Creates a collection of cells whose names match the specified patterns. Patterns can include the * (asterisk) and ? (question mark) wildcard characters. Pattern matching is case sensitive unless you use the <code>-nocase</code> option.

## Examples

The following example creates a collection of cells that begin with o and reference an FD2 library cell.

```
get_cells "o*" -filter "@ref_name == FD2"
```

The following example creates a collection of cells connected to a collection of pins.

```
set pinsel [get_pins o*/cp]  
get_cells -of_objects $pinsel
```

The following example creates a collection of cells connected to a collection of nets.

```
set netsel [get_nets tmp]  
get_cells -of_objects $netsel
```

## get\_clocks

Creates a collection of clocks from the current design.

### Syntax

This is the supported syntax for the `get_clocks` command:

```
get_clocks  
  [-nocase]  
  [-regexp]  
  [-filter expression]  
  [pattern | -of_objects objects]
```

### Arguments

<b>-nocase</b>	Ensures that matches are case-insensitive. This applies for both the patterns argument and the filter operators (== and !=).
----------------	--

---

<b>-regexp</b>	Views the patterns argument as a regular expression rather than a simple wildcard pattern. The behavior of the filter operators (== and !=) have also been modified to use regular expression rather than simple wildcard patterns.  When using the -regexp option, be careful how you quote the patterns argument and filter expression. Rigidly quoting with curly braces around regular expressions is recommended. Regular expressions are always anchored; that is, the expression assumes matching begins at the beginning of the object name and ends matching at the end of an object name. You can expand the search by adding ".*" to the beginning or end of the expressions, as needed.
<b>-filter expressions</b>	Filters the collection with the specified expression.  For each clock in the collection, the expression is evaluated based on the clock's attributes. If the expression evaluates to true, the clock is included in the result.
<b>pattern</b>	Creates a collection of clocks whose names match the specified patterns. Patterns can include the * (asterisk) and ? (question mark) wildcard characters. Pattern matching is case sensitive unless you use the -nocase option.
<b>-of_objects objects</b>	Creates a collection of clocks that are defined for the given net or pin objects.

## Examples

The following example creates a collection of clocks that match the wildcard pattern.

```
get_clocks {*BUF_1*derived_clock*}
```

The following example creates a collection of clocks that match the given regular expression.

```
get_clocks -regexp {.*derived_clock}
```

The following example creates a collection that includes clka and any generated or derived clocks of clka.

```
get_clocks -include_generated_clocks {clka}
```



## get\_nets

Creates a collection of nets from the current design.

### Syntax

This is the supported syntax for the `get_nets` command:

```
get_nets
  [-hierarchical]
  [-nocase]
  [-regexp | -exact]
  [-filter expression]
  [pattern | -of_objects objects]
```

### Arguments

<b>-hierarchical</b>	Searches each level of hierarchy for nets in the design relative to the current instance. The object name at a particular level must match the patterns. For the net <code>block1/muxsel</code> a hierarchical search uses <code>muxsel</code> to find this net name. By default, the search is <i>not</i> hierarchical.
<b>-nocase</b>	Ensures that matches are case-insensitive. This applies for both the patterns argument and the filter operators ( <code>==</code> and <code>!=</code> ).
<b>-regexp</b>	Views the patterns argument as a regular expression rather than a simple wildcard pattern. The behavior of the filter operators ( <code>==</code> and <code>!=</code> ) have also been modified to use regular expression rather than simple wildcard patterns.  When using the <code>-regexp</code> option, be careful how you quote the patterns argument and filter expression. Rigidly quoting with curly braces around regular expressions is recommended. Regular expressions are always anchored; that is, the expression assumes matching begins at the beginning of the object name and ends matching at the end of an object name. You can expand the search by adding <code>".*"</code> to the beginning or end of the expressions, as needed.
<b>-filter <i>expressions</i></b>	Filters the collection with the specified expression. For any nets in the collection, the expression is evaluated based on the net's attributes. If the expression evaluates to true, the net is included in the result.

---

<b><i>pattern</i></b>	Creates a collection of nets whose names match the specified patterns. Patterns can include the * (asterisk) and ? (question mark) wildcard characters. Pattern matching is case sensitive unless you use the -nocase option.  The patterns and -of_objects arguments are mutually exclusive; you can specify only one. If you do not specify any of these arguments, the command uses * (asterisk) as the default pattern.
<b>-of_objects <i>objects</i></b>	Creates a collection of nets connected to the specified objects. Each object can be a pin, port, or cell.

---

## Examples

The following example creates a collection of nets connected to a collection of pins.

```
set pinsel [get_pins {o_reg1.Q o_reg2.Q}]
get_nets -of_objects $pinsel
```

The following example creates a collection of nets connected to the E pin of any cell in the modulex\_inst hierarchy.

```
get_nets {*.E} -filter {@pins == modulex_inst.*.E}
```

## get\_pins

Creates a collection of pins from the current design that match the specified criteria.

### Syntax

This is the supported syntax for the get\_pins command:

```
get_pins
  [-hierarchical]
  [-nocase]
  [-regexp | -exact]
  [-filter expression]
  [pattern | -of_objects objects [-leaf]]
```

## Arguments

<b>-hierarchical</b>	Searches each level of hierarchy for pins in the design relative to the current instance. The object name at a particular level must match the patterns. For the cell <code>block1/adder/D[0]</code> , a hierarchical search uses <code>adder/D[0]</code> to find this pin name. By default, the search is <i>not</i> hierarchical.
<b>-nocase</b>	Ensures that matches are case-insensitive. This applies for both the patterns argument and the filter operators ( <code>==</code> and <code>!=</code> ).
<b>-regexp</b>	Views the patterns argument as a regular expression rather than a simple wildcard pattern. The behavior of the filter operators ( <code>==</code> and <code>!=</code> ) have also been modified to use regular expression rather than simple wildcard patterns.  When using the <code>-regexp</code> option, be careful how you quote the patterns argument and filter expression. Rigidly quoting with curly braces around regular expressions is recommended. Regular expressions are always anchored; that is, the expression assumes matching begins at the beginning of the object name and ends matching at the end of an object name. You can expand the search by adding <code>".*"</code> to the beginning or end of the expressions, as needed.  The <code>-regexp</code> and <code>-exact</code> options are mutually exclusive; use only one.
<b>-exact</b>	Treats wildcards as plain characters, so the meanings of these wildcard are not interpreted.  The <code>-regexp</code> and <code>-exact</code> options are mutually exclusive; use only one.
<b>-filter expressions</b>	Filters the collection with the specified expression.  For each pin in the collection, the expression is evaluated based on the pin's attributes. If the expression evaluates to true, the cell is included in the result.
<b><i>pattern</i></b>	Creates a collection of pins whose names match the specified patterns. Patterns can include the <code>*</code> (asterisk) and <code>?</code> (question mark) wildcard characters. Pattern matching is case sensitive unless you use the <code>-nocase</code> option.  The patterns and <code>-of_objects</code> arguments are mutually exclusive; you can specify only one. If you do not specify any of these arguments, the command uses <code>*</code> (asterisk) as the default pattern.

---

<b>-of_objects</b> <i>objects</i>	<p>Creates a collection of pins connected to the specified objects. Each object can be a cell or net.</p> <p>By default, the command considers only pins connected to the specified nets at the same hierarchical level. To consider only pins connected to leaf cells on the specified nets, use the <code>-leaf</code> option.</p> <p>You cannot use the <code>-hierarchical</code> option with the <code>-of_objects</code> option.</p>
<b>-leaf</b>	<p>Includes pins that are on leaf cells connected to the nets specified with the <code>-of_objects</code> option. The tool can cross hierarchical boundaries to find pins on leaf cells.</p>

---

## Examples

The following example creates a collection for all pins in the design.

```
get_pins -hier *.*
```

The following example creates a collection for pins from the top-level hierarchy that match the regular expression.

```
get_pins -regexp {.*\.ena}
```

The following example creates a collection for pins throughout the hierarchy that match the regular expression.

```
get_pins -hier - regexp {.*\.ena}
```

The following example creates a collection of hierarchical pin names for the library cell pin DQSFOUND, and for each instantiation of a library cell named PHASER\_IN\_PHY.

```
get_pins -filter {@name == DQSFOUND} -of_objects [get_cells -hier
* -filter {@inst_of == PHASER_IN_PHY}]
```

## get\_ports

Creates a collection of ports from that match the specified criteria.

## Syntax

This is the supported syntax for the `get_ports` command:

```
get_ports
  [-nocase]
  [-regexp]
  [-filter expression]
  [pattern]
```

## Arguments

<b>-nocase</b>	Ensures that matches are case-insensitive. This applies for both the <code>patterns</code> argument and the filter operators ( <code>==</code> and <code>!=</code> ).
<b>-regexp</b>	Views the <code>patterns</code> argument as a regular expression rather than a simple wildcard pattern. The behavior of the filter operators ( <code>==</code> and <code>!=</code> ) have also been modified to use regular expression rather than simple wildcard patterns.  When using the <code>-regexp</code> option, be careful how you quote the <code>patterns</code> argument and filter expression. Rigidly quoting with curly braces around regular expressions is recommended. Regular expressions are always anchored; that is, the expression assumes matching begins at the beginning of the object name and ends matching at the end of an object name. You can expand the search by adding <code>".*"</code> to the beginning or end of the expressions, as needed.
<b>-filter <i>expressions</i></b>	Filters the collection with the specified expression.  For each port in the collection, the expression is evaluated based on the port's attributes. If the expression evaluates to true, the port is included in the result.
<b><i>pattern</i></b>	Creates a collection of ports whose names match the specified patterns. Patterns can include the <code>*</code> (asterisk) and <code>?</code> (question mark) wildcard characters. Pattern matching is case sensitive unless you use the <code>-nocase</code> option.  The <code>patterns</code> and <code>-of_objects</code> arguments are mutually exclusive, so only specify one of them. If you do not specify either argument, the command uses <code>*</code> (asterisk) as the default pattern.

## Examples

The following example queries all input ports beginning with `mode`.

```
get_ports mode* -filter {@direction == input}
```

## Synopsys Standard Collection Commands

There are a number of Synopsys standard SDC collection commands that can be included in the fdc file. These commands are not compatible with the `define_scope_collection` command.

The collection commands let you manipulate or operate on multiple design objects simultaneously by creating, copying, evaluating, iterating, and filtering collections. This section describes the syntax for the following collection commands supported in the FPGA synthesis tools; for the complete syntax for these commands, refer to the Design Compiler documentation.

- `add_to_collection`
- `append_to_collection`
- `copy_collection`
- `foreach_in_collection`
- `get_object_name`
- `index_collection`
- `remove_from_collection`
- `sizeof_collection`

Use these commands in the FDC constraint file to facilitate the shared scripting of constraint specifications between the FPGA synthesis and Design Compiler tools.

## add\_to\_collection

Adds objects to a collection that results in a new collection. The base collection remains unchanged. Any duplicate objects in the resulting collection are automatically removed from the collection.

### Syntax

This is the supported syntax for the `add_to_collection` command:

```
add_to_collection  
    [collection1]  
    [objectSpec]
```

### Arguments

<i>collection1</i>	Specifies the base collection to which objects are to be added. This collection is copied to a resulting collection, where objects matching <i>objectSpec</i> are added to this results collection.
<i>objectSpec</i>	Specifies a list of named objects or collections to add. Depending on the base collection type (heterogeneous or homogeneous), the searches and resulting collection may differ. For more information, see <a href="#">Heterogeneous Base Collection, on page 131</a> and <a href="#">Homogeneous Base Collection, on page 132</a> .

### Description

The `add_to_collection` command allows you to add elements to a collection. The result is a new collection representing the objects added from the *objectSpec* list to the base collection. Objects are duplicated in the resulting collection, unless they are removed using the `-unique` option. If *objectSpec* is empty, then the new collection is a copy of the base collection. Depending on the base collection type (heterogeneous or homogeneous), the searches and resulting collection may differ.

### Heterogeneous Base Collection

If the base collection is heterogeneous, then only collections are added to the resulting collection. All implicit elements of the *objectSpec* list are ignored.

## Homogeneous Base Collection

If the base collection is homogeneous and any elements of *objectSpec* are not collections, then the command searches the design using the object class of the base collection.

When *collection1* is an empty collection, special rules apply to *objectSpec*. If *objectSpec* is not empty, at least one homogeneous collection must be in the *objectSpec* list (can be any position in the list). The first homogeneous collection in the *objectSpec* list becomes the base collection and sets the object class for the function.

## Example

```
set result [get_cells{u*}]
get_object_name $result

==> {u:u1} {i:u2} {i:u3}

set result_1 [add_to_collection $result {get_cells {i:clkb_IBUFG}}]
get_object_name $result_1

==> {i:u1} {i:u2} {i:u3} {i:clkb_IBUFG}
```

## See Also

- [append\\_to\\_collection](#)



## append\_to\_collection

Adds objects to the collection specified by a variable, modifying its value. Objects must be unique, since duplicate objects are not supported.

### Syntax

This is the supported syntax for the `append_to_collection` command:

```
append_to_collection  
    [variableName]  
    [objectSpec]
```

### Arguments

<i>variableName</i>	Specifies a variable name. The objects matching <i>objectSpec</i> are added to the collection referenced by this variable.
<i>objectSpec</i>	Specifies a list of named objects or collections to add to the resulting collection.

### Description

The `append_to_collection` command allows you to add elements to a collection. This command treats the *variableName* option as a collection, and appends all the elements of *objectSpec* to that collection. If the variable does not exist, it creates a collection with elements from the *objectSpec* as its value. So, a collection is created that was referenced initially by *variableName* or automatically if the *variableName* was not provided. However, if the variable exists but does not contain a collection, then an error is generated.

The `append_to_collection` command can be more efficient than the `add_to_collection` command ([append\\_to\\_collection, on page 133](#)) when you are building a collection in a loop.

## Example

```
set result [get_cells{u*}]
get_object_name $result

==> {u:u1} {i:u2} {i:u3}

append_to_collection result {get_cells {i:clkb_IBUFG}}
get_object_name $result

==> {i:u1} {i:u2} {i:u3} {i:clkb_IBUFG}
```

## See Also

- [add\\_to\\_collection](#)

## copy\_collection

Duplicates the contents of a collection that results a new collection. The base collection remains unchanged.

### Syntax

This is the supported syntax for the `copy_collection` command:

```
copy_collection  
    [collection1]
```

### Arguments

<i>collection1</i>	Specifies the collection to be copied.
--------------------	--

---

### Description

The `copy_collection` command is an efficient mechanism to create a duplicate of an existing collection. It is sometimes more efficient and usually sufficient to simply have more than one variable referencing the same collection. However, whenever you want to copy the collection instead of reference it, use the `copy_collection` command.

Be aware that if an empty string is used for the *collection1* argument, the command returns an empty string. This means that a copy of the empty collection is an empty collection.

### Example

```
set insts [define_collection {u1 u2 u3 u4}]  
set result_copy [copy_collection $insts]  
get_object_name $result_copy  
  
==> {u1} {u2} {u3} {u4}
```

## foreach\_in\_collection

Iterates on the elements of a collection.

### Syntax

This is the supported syntax for the `foreach_in_collection` command:

```
foreach_in_collection  
    [iterationVariable]  
    [collections]  
    [body]
```

### Arguments

<i>iterationVariable</i>	Specifies the name of the iteration variable. It is set to a collection of one object. Any argument that accepts collections as an argument can also accept the <i>iterationVariable</i> , as they are the same data type.
<i>collections</i>	Specifies a list of collections on which to iterate.
<i>body</i>	Specifies a script to execute for the iteration. If the body of the iteration is modifying the netlist, all or part of the collection involved in the iteration can be deleted. The <code>foreach_in_collection</code> command is safe for such operations. A message is generated that indicates the iteration ended prematurely.

### Description

The `foreach_in_collection` command is a Design Compiler and PrimeTime command used to iterate on each element of a collection. This command requires the following arguments: an iteration variable (do not specify a list), the collection on which to iterate, and the script to apply for each iteration.

You can nest this command within other control structures, including another `foreach_in_collection` command.

You can include the command in an FDC file, but if you are using the Tcl window and HDL Analyst, you must use the standard Tcl `foreach` command instead of `foreach_in_collection`.

## Example

The following examples show valid methods to reference a collection for this command:

```
set seqs[all_registers]
set port[all_inputs]

foreach_in_collection x [all_registers] {body}
foreach_in_collection x $ports {body}
foreach_in_collection x [list $seqs $ports] {body}
foreach_in_collection x {$seqs} {body}
foreach_in_collection x {$seqs $ports} {body}
```

## get\_object\_name

Returns a list of names for objects in a collection.

### Syntax

This is the supported syntax for the `get_object_name` command:

```
get_object_name  
    [collection1]
```

### Arguments

<i>collection1</i>	Specifies the name of the collection that contains the requested objects.
--------------------	---

---

### Example

```
set c1[define_collection {u1 u2}]  
get_object_name $c1  
  
==> {u1} {u2}
```

## index\_collection

Creates a new collection that contains only the single object for the index specified in the base collection. You must provide an index to the collection.

### Syntax

This is the supported syntax for the `index_collection` command:

```
index_collection  
    [collection1]  
    [index]
```

### Arguments

<i>collection1</i>	Specifies the collection to be searched.
<i>index</i>	Specifies an index to the collection. Allowed values are integers from 0 to <code>sizeof_collection - 1</code> .

### Description

You can use the `index_collection` command to extract a single object from a collection. The result is a new collection that contains only this object. The range of indices can be from 0 to one less than the size of the collection. If the specified index is outside that range, an error message is generated.

Commands that create a collection of objects do not impose a specific order on the collection, but they do generate the objects in the same, predictable order each time. Applications that support the sorting of collections allow you to impose a specific order on a collection.

If you use an empty string for the *collection1* argument, then any index to the empty collection is not valid. This results in an empty collection and generates an error message.

Be aware that all collections cannot be indexed.

## Example

```
set c1[get_cells {u1 u2}]
get_object_name [index_collection $c1 0]

==> {u1}
```

## See Also

- [sizeof\\_collection](#)



## remove\_from\_collection

Removes objects from a collection that results in a new collection. The base collection remains unchanged.

### Syntax

This is the supported syntax for the `remove_from_collection` command:

```
remove_from_collection  
    [-intersect]  
    [collection1]  
    [objectSpec]
```

### Arguments

<b>-intersect</b>	Removes objects from the base collection that are <i>not</i> found in <i>objectSpec</i> . By default, when this option is not specified, objects are removed from the base collection that are found in the <i>objectSpec</i> .
<i>collection1</i>	Specifies the base collection that is copied to a resulting collection, where objects matching <i>objectSpec</i> are removed from this results collection.
<i>objectSpec</i>	Specifies a list of named objects or collections to remove. The object class for each element in this list must be the same in the base collection. If the name matches an existing collection, that collection is used. Otherwise, objects are searched in the design using the object class for the base collection.

### Description

The `remove_from_collection` command removes elements from a collection and creates a new collection.

When the `-intersect` option is not specified and there are no matches for *objectSpec*, the resulting collection is just a copy of the base collection. If everything in the *collection1* option matches the *objectSpec*, this results in an empty collection. When using the `-intersect` option, nothing is removed from the resulting collection.

## Heterogeneous Base Collection

If the base collection is heterogeneous, then any elements of *objectSpec* that are not collections are ignored.

## Homogeneous Base Collection

If the base collection is homogeneous and any elements of *objectSpec* are not collections, then the command searches the design using the object class of the base collection.

## Examples

```
set c1[define_collection {u1 u2 u3}]]
set c2[define_collection {u2 u3 u4}]]
get_object_name [remove_from_collection $c1 $c2]

==> {u1}

get_object_name [remove_from_collection $c2 $c1]

==> {u4}

get_object_name [remove_from_collection -intersect $c1 $c2]

==> {u2} {u3}
```

## See Also

- [add\\_to\\_collection](#)

## sizeof\_collection

Returns the number of objects in a collection.

### Syntax

This is the supported syntax for the sizeof\_collection command:

```
sizeof_collection  
    [collection1]
```

### Arguments

<i>collection1</i>	Specifies the name of the collection for which the number of objects is requested. If no collection argument is specified, then the command returns 0.
--------------------	---

---

### Examples

```
set c1[define_collection {u1 u2 u3}]  
sizeof_collection $c1  
  
==> 3
```



## CHAPTER 4

# User Interface Commands






---

The following describe the commands and ways to access them in the graphical user interface (GUI).

- [File Menu, on page 146](#)
- [Edit Menu, on page 151](#)
- [View Menu, on page 162](#)
- [Project Menu, on page 170](#)
- [Implementation Options Command, on page 183](#)
- [Import Menu, on page 204](#)
- [Run Menu, on page 205](#)
- [Analysis Menu, on page 252](#)
- [HDL Analyst Menu, on page 264](#)
- [Options Menu, on page 276](#)
- [Tech-Support Menu, on page 296](#)
- [Web Menu, on page 301](#)
- [Help Menu, on page 305](#)

# File Menu


Use the File menu for opening, creating, saving, and closing projects and files. The following table describes the File menu commands.

Command	Description
New	Creates one of the following types of files: Text, Tcl Script, VHDL, Verilog, Synopsys Design Constraints, Constraint, Analysis Design Constraint, or Project. See <a href="#">New Command, on page 147</a> .
 Open	Opens a project or file.
Close	Closes a project file.
 Save	Saves a project or a file.
Save As	Saves a project or a file to a specified name.
 Save All	Saves all projects or files.
Print	Prints a file. For more information about printing, see the operating system documentation.
Print Setup	Specify print options.
Create Image	<p>This command is available in the following views:</p> <ul style="list-style-type: none"> <li>• HDL Analyst Views</li> <li>• FSM Viewer</li> </ul> <p>A camera pointer () appears. Drag a selection rectangle around the region for which you want to create an image, then release the mouse button. You can also simply click in the current view, then the Create Image dialog appears. See <a href="#">Create Image Command, on page 148</a>.</p>
Build Project	Creates a new project based on the file open in the Text Editor (if active), or lets you choose files to add to a new project. See <a href="#">Build Project Command, on page 150</a> .
 Open Project	Opens a project. See <a href="#">Open Project Command, on page 150</a> .
New Project	Creates a new project. If a project is already open, it prompts you to save it before creating a new one. If you want to open multiple projects, select Allow multiple projects to be opened in the Project View dialog box. See <a href="#">Project View Options Command, on page 280</a> .
Close Project	Closes the current project.

Command	Description
Recent Projects	Lists recently accessed projects. Choose a project listed in the submenu to open it.
Recent files (listed as separate menu items)	Lists the last six files you opened as separate menu items. Choose a file to open it.
Exit	Exits the session.

## New Command

Select File->New to display the New dialog box, where you can select a file type to be created (Verilog, VHDL, text, Tcl script, Synopsys design constraints, constraint, analysis design constraints, project). For most file types, a text editor window opens to allow you to define the file contents. You must provide a file name. You can automatically add the new file to your project by enabling the Add To Project checkbox before clicking OK.



File Type	Opens Window	Directory Name	Extension
Verilog	Text Editor	Verilog	.v
VHDL	Text Editor	VHDL	.vhd
Text	Text Editor	Other	.txt
Tcl Script	Text Editor	Tcl Script	.tcl
FPGA Design Constraints	SCOPE	Constraint	.fdc
Constraint	SCOPE	Constraint	.sdc
Analysis Design Constraints	SCOPE	Analysis Design Constraint	.adc
Project	None	None	.prj


## Create Image Command

Select File->Create Image to create a capture image from any of the following views:

- HDL Analyst Views
- FSM Viewer

Drag the camera cursor to define the area for the image. When you release the cursor, the Create Image dialog box appears. Use the dialog box to copy the image, save the image to a file, or to print the image.





Field/Option	Description
Copy to Clipboard	Copies the image to the clipboard so you can paste it into a selected application (for example, a Microsoft Word file). When you copy an image to the clipboard, a green check mark appears in the Copy To Clipboard field.
Save to File	Saves the image to the specified file. You can save the file in a number of formats (platform dependent) including bmp, jpg, png, ppm, tif, xbm, and xpm.
Add to Project	Adds the saved image file to the Images folder in the Project view. This option is enabled by default.
Save to File button	You must click this button to save an image to the specified file. When you save the image, a green check mark appears in the Save To File field.

Field/Option	Description
Print	Prints the image. When you print the image, a green check mark appears in the Print field.
Options	Allows you to select the resolution of the image saved to a file or copied to the clipboard. Use the Max Pixels slider to change the image resolution.
Caption	Allows you to enter a caption for a saved or copied image. The caption is overlayed at the top-left corner of the image.


## Build Project Command

Select File->Build Project to build a new project. This command behaves differently if an HDL file is open in the Text Editor.

- When an active Text Editor window with an HDL file is open, File->Build Project creates a project with the same name as the open file.
- If no file is open, File->Build Project prompts you to add files to the project using the Select Files to Add to New Project dialog box. The name of the new project is the name of the first HDL file added. See [Add Source File Command](#), on page 171.

## Open Project Command

Select File->Open Project to open an existing project or to create a new project.













Field/Option	Description
Existing Project	Displays the Open Project dialog box for opening an existing project.
New Project	Creates a new project and places it in the Project view.

## Edit Menu

You use the Edit menu to edit text files (such as HDL source files) in your project. This includes cutting, copying, pasting, finding, and replacing text; manipulating bookmarks; and commenting-out code lines. The Edit menu commands available at any time depend on the active window or view (Project, Text Editor, SCOPE spreadsheet, RTL, or Technology views).

The available Edit menu commands vary, depending on your current view. The following table describes all of the Edit menu commands:


Command	Description
<b>Basic Edit Menu Commands</b>	
 Undo	Cancels the last action.
 Redo	Performs the action undone by Undo.
 Cut	Removes the selected text and makes it available to Paste.
 Copy	Duplicates the selected text and makes it available to Paste.
 Paste	Pastes text that was cut (Cut) or copied (Copy).
Delete	Deletes the selected text.
 Find	Searches the file for text matching a given search string; see <a href="#">Find Command (Text)</a> , on page 153. In the RTL view, opens the Object Query dialog box, which lets you search your design for instances, symbols, nets, and ports, by name; see <a href="#">Find Command (HDL Analyst)</a> , on page 155. In the project view, searches files for text strings; see <a href="#">Find Command (In Project)</a> , on page 154.

Command	Description
Find Next	Continues the search initiated by the last Find.
Find in Files	Performs a string search of the target files. See <a href="#">Find in Files Command, on page 159</a> .
<b>Edit Menu Commands for the Text Editor</b>	
Select All	Selects all text in the file.
Replace	Finds and replaces text. See <a href="#">Replace Command, on page 160</a> .
Goto	Goes to a specific line number. See <a href="#">Goto Command, on page 161</a> .
 Toggle bookmark	Toggles between inserting and removing a bookmark on the line that contains the text cursor.
 Next bookmark	Takes you to the next bookmark.
 Previous bookmark	Takes you to the previous bookmark.
 Delete all bookmarks	Removes all bookmarks from the Text Editor window.
Advanced->Comment Code	Inserts the appropriate comment prefix at the current text cursor location.
Advanced -> Uncomment Code	Removes comment prefix at the current text cursor location.
Advanced->Uppercase	Makes the selected string all upper case.
Advanced->Lowercase	Makes the selected string all lower case.
Select->All	Selects all text in the file (same as All).

## Find Command (Text)

Select Edit->Find to display the Find dialog box. In the SCOPE window, the FSM Viewer and the Text Editor window, the command has basic text-based search capabilities. Some search features, like regular expressions and line-number highlighting, are available only in the Text Editor. See [Find Command \(In Project\)](#), on page 154, to search for files in the Project.

The HDL Analyst Find command is different; see [Find Command \(HDL Analyst\)](#), on page 155 for details.




Field/Option	Description
Find What/Search for	Search string matching the text to find. In the text editor, you can use the pull-down list to view and reuse search strings used previously in the current session.
Match whole word only (text editor only)	When enabled, matches the entire word rather than a portion of the word.
Match Case	When enabled, searching is case sensitive.
Regular expression (text editor only)	When enabled, wildcard characters (* and ?) can be used in the search string: ? matches any single character; * matches any string of characters, including an empty string.
Direction/Reverse	Changes search direction. In the text editor, buttons select the search direction (Up or Down).

Field/Option	Description
Find Next	Initiates a search for the search string (see Find What/Search for). In the text editor, searching starts again after reaching the end (Down) or beginning (Up) of the file.
Wrap (SCOPE only)	When enabled, searching starts again after reaching the end or beginning (Reverse) of the spread sheet.
Mark All (Text editor only)	Highlights the line numbers of the text matching the search string and closes the Find dialog box.

## Find Command (In Project)

Select Edit->Find to display the Find File dialog box. In the Project view, the command has basic text-based search capabilities to locate files in the project.




Field/Option	Description
All or part of the file name	Search string matching the file to find. You can specify all or part of the file name.
Look in	Search for files in all projects or limit the search to files only in the specified project.
Match Case	When enabled, searching is case sensitive.

Field/Option	Description
Search up	Searches in the up direction (search terminates when an end of tree is reached in either direction).
Exclude path	Excludes the path name during the search.
Find Next	Initiates a search for the file name string.

## Find Command (HDL Analyst)

In the RTL or Technology view, use Edit->Find to display the Object Query dialog box. For a detailed procedure about using this command, see [Using Find for Hierarchical and Restricted Searches](#), on page 228 of the *User Guide*.



The available Find menu commands vary, depending on your current view. The following table describes all of the Find menu commands:

Field/Option	Description
Instances, Symbols, Nets, Ports	Tabbed panels for finding different kinds of objects. Choose a panel for a given object type by clicking its tab. In terms of memory consumption, searching for Instances is most efficient, and searching for Nets is least efficient.
Search	Where to search: Entire Design, Current Level & Below, or Current Level Only. See <a href="#">Using Find for Hierarchical and Restricted Searches</a> , on page 228 of the <i>User Guide</i> .
UnHighlighted	<p>Names of all objects of the current panel type, in the level(s) chosen to Search, that match the Highlight Search (*?) filter. This list is populated by the Find 200 and Find All buttons.</p> <p>To select an object as a candidate for highlighting, click its name in this list. The complete name of the selected object appears near the bottom of the dialog box. You can select part or all of this complete name, then use the Ctrl-C keyboard shortcut to copy it for pasting.</p> <p>You can select multiple objects by pressing the Ctrl or Shift key while clicking; press Ctrl and click a selection to deselect it. The number of objects selected, and the total number listed, are displayed above the list, after the UnHighlighted: label: # selected of # total.</p> <p>To confirm a selection for highlighting and to move the selected objects to the Highlighted list, click the -&gt; button.</p>




Field/Option	Description
Highlight Search (*?)	<p>Determines which object names appear in the UnHighlighted area, based on the case-sensitive filter string that you enter. For tips about using this field, see <a href="#">Using Wildcards with the Find Command, on page 231</a> of the <i>User Guide</i>.</p> <p>The filter string can contain the following wildcard characters:</p> <ul style="list-style-type: none"> <li>• * (asterisk) – matches any sequence of characters;</li> <li>• ? (question mark) – matches any single character;</li> <li>• . (period) – does not match any characters, but indicates a change in hierarchical level.</li> </ul> <p>Wildcards * and ? only match characters within the current hierarchy level; a*b*, for example, will not cross levels to match alpha.beta (where the period indicates a change in hierarchy).</p> <p>If you must match a period character occurring in a name, use \. (backslash period) in the filter string. The backslash prevents interpreting the period as a wildcard.</p> <p>The filter string is matched at each searched level of the hierarchy (the Search levels are described above). Use filter strings that are as specific as possible to limit the number of unwanted matches. Unnecessarily extensive search can be costly in terms of memory performance.</p>
->	Moves the selected names from the UnHighlighted area to the Highlighted area, and highlights their objects in the RTL and Technology views.
<-	Moves the selected names from the Highlighted area to the UnHighlighted area, and unhighlights their objects in the RTL and Technology views.
All ->	Moves all names from the UnHighlighted to the Highlighted area, and highlights their objects in the RTL and Technology views.
<- All	Moves all names from the Highlighted to the UnHighlighted area, and unhighlights their objects in the RTL and Technology views.
Highlighted	<p>Complementary and analogous to the UnHighlighted area. You select object names here as candidates for moving to the UnHighlighted list. (You move names to the UnHighlighted list by clicking the &lt;- button which unselects and unhighlights the corresponding objects.)</p> <p>When you select a name in the Highlighted list, the view is changed to show the (original, unfiltered) schematic sheet containing the object.</p>
Un-Highlight Selection (*?)	Complementary and analogous to the Highlight Search area: selects names in the Highlighted area, based on the filter string you input here.

Field/Option	Description
Jump to location	When enabled, jumps to another sheet if necessary to show target objects.
Name Space: Tech View	Searches for the specified name using the mapped (srm) database. For more information, see <a href="#">Using Find for Hierarchical and Restricted Searches, on page 228</a> of the <i>User Guide</i> .
Name Space: Netlist	Searches for the specified name using the output netlist file. For more information, see <a href="#">Using Find for Hierarchical and Restricted Searches, on page 228</a> of the <i>User Guide</i> .
Find 200	<p>Adds up to 200 more objects that match the filter string to the UnHighlighted list. This button becomes available after you enter a Highlight Search (*) filter string. This button does not find objects in HDL Analyst views. It matches names of design objects against the Highlight Search (*) filter and provides the candidates listed in the UnHighlighted list, from which you select the objects to find.</p> <p>Using the Enter (Return) key when the cursor is in the Highlight Search (*) field is equivalent to clicking the Find 200 button.</p> <p><i>Usage note:</i></p> <p>Click Find 200 before Find All to prevent unwanted matches in case the Highlight Search (*) string is less selective than you expect.</p>
Find All	Places all objects that match the Highlight Search (*) filter string in the UnHighlighted list. This button does not find objects in HDL Analyst views. It matches names of design objects against the Highlight Search (*) filter and provides the candidates listed in the UnHighlighted list, from which you select the objects to find. (Enter a filter string before clicking this button.) See <i>Usage Note</i> for Find 200, above.

For more information on using the Object Query dialog box, see [Using Find for Hierarchical and Restricted Searches, on page 228](#) of the *User Guide*.

## Find in Files Command

The Find in Files command searches the defined target for the occurrence of a specified search string. The list of files containing the string is reported in the display area at the bottom of the dialog box. For information on using this feature, see [Searching Files, on page 95](#) of the *User Guide*.




Field/Option	Description
Find what:	Text string object of search.
Files Contained in Project	Drop-down menu identifying the source project of the files to be searched.
Implementation Directory	Drop-down menu restricting project search to a specific implementation or all implementations.
Directory	Identifies directory for files to be searched.

Field/Option	Description
Result Window	Allows a secondary search string (Find what) to be applied to the targets reported from the initial search.
Include sub-folders for directory searches	When checked, extends the search to sub-directories of the target directory.
File filter	Excludes files from the search by filename extension.
Search Options	Standard string search options; check to enable.
Find	Initiates search.
Result Display	List of files containing search string. Status line lists the number of matches in each file and the number of files searched.

## Replace Command

Use Edit->Replace to find and optionally replace text in the Text Editor.




Feature	Description
Find what	Search string matching the text to find. You can use the pull-down list to view and reuse search strings used previously in the current session.
Replace with	The text that replaces the found text. You can use the pull-down list to view and reuse replacement text used previously in the current session.
Match whole word only	Finds only occurrences of the exact string (strings longer than the Find what string are not recognized).

Feature	Description
Match case	When enabled, searching is case sensitive.
Regular expression	When enabled, wildcard characters (* and ?) can be used in the search string: ? matches any single character; * matches any string of characters, including the empty string.
Selection	Replace All replaces only the matched occurrence.
Whole file	Replace All replaces all matching occurrences.
Find Next	Initiates a search for the search string (see Find What).
Replace	Replaces the found text with the replacement text, and locates the next match.
Replace All	Replaces all text that matches the search string.

## Goto Command

Use Edit->Goto to go to a specified line number in the Text Editor.



# View Menu

Use the View menu to set the display and viewing options, choose toolbars, and display result files. The commands in the View menu vary with the active view. The following tables describe the View menu commands in various views.






- [View Menu Commands: All Views, on page 162](#)
- [View Menu: Zoom Commands, on page 163](#)
- [View Menu: RTL and Technology Views Commands, on page 163](#)
- [View Menu: FSM Viewer Commands, on page 164](#)

## View Menu Commands: All Views

Command	Description
Font Size	Changes the font size in the Project UI of the synthesis tools. You can select one of the following options: <ul style="list-style-type: none"><li>• Increase Font Size</li><li>• Decrease Font Size</li><li>• Reset Font Size (default size)</li></ul>
Toolbars	Displays the Toolbars dialog box, where you specify the toolbars to display. See <a href="#">Toolbar Command, on page 165</a> .
Status Bar	When enabled, displays context-sensitive information in the lower-left corner of the main window as you move the mouse pointer over design elements. This information includes element identification.
Refresh	Updates the UI display of project files and folders.
Output Windows	Displays or removes the Tcl Script/Messages and Watch windows simultaneously in the Project view. Refer to the Tcl Window and Watch Window options for more information.
Tcl Window	When enabled, displays the Tcl Script and Messages windows. All commands you execute in the Project view appear in the Tcl window. You can enter or paste Tcl commands and scripts in the Tcl window. Check for notes, warning, and errors in the Messages window.






Command	Description
Watch Window	When enabled, displays selected information from the log file in the Watch window.
View Log File	Displays a log file report that includes compiler, mapper, and timing information on your design. See <a href="#">View Log File Command, on page 167</a> .
View Result File	Displays a detailed netlist report.

## View Menu: Zoom Commands

Command	Description
 Zoom In	Lets you Zoom in or out. When selected, a Z-shaped mouse pointer (  ) appears. Zoom in or out on the view by clicking or dragging a box around (lassoing) the region. Clicking zooms in or out on the center of the view; lassoing zooms in or out on the lassoed region. Right-click to exit zooming mode.
 Zoom Out	In the SCOPE spreadsheet, selecting these commands increases or decreases the view in small increments.
Pan	Lets you pan (scroll) a schematic or FSM view using the mouse.  If your mouse has a wheel feature, use the wheel to pan up and down. To pan left and right, use the Shift key with the wheel.
 Full View	Zooms the active view so that it shows the entire design.
 Normal View	Zooms the active view to normal size and centers it where you click. If the view is already normal size, clicking centers the view.



## View Menu: RTL and Technology Views Commands

These commands are available when the RTL view or Technology view is active. These commands are available in addition to the commands described in [View Menu Commands: All Views, on page 162](#) and [View Menu: Zoom Commands, on page 163](#).



Command	Description
 Push/Pop Hierarchy	Traverses design hierarchy using the push/pop mode – see <a href="#">Exploring Design Hierarchy, on page 218</a> of the <i>User Guide</i> .
 Previous Sheet	Displays the previous sheet of a multiple-sheet schematic.
 Next Sheet	Displays the next sheet of a multiple-sheet schematic.
View Sheets	Displays the Goto Sheet dialog box where you can select a sheet to display from a list of all sheets. See <a href="#">View Sheets Command, on page 166</a> .
Visual Properties	Toggles the display of information for nets, instances, pins, and ports in the HDL Analyst view. To customize the information that displays, set the values with Options->HDL Analyst Options->Visual Properties. See <a href="#">Visual Properties Panel, on page 294</a> .
 Back	Goes backward in the history of displayed sheets for the current HDL Analyst view.
 Forward	Goes forward in the history of displayed sheets for the current HDL Analyst view.
Filter	Filters the RTL/Technology view to display only the selected objects.

## View Menu: FSM Viewer Commands

The following commands are available when the FSM viewer is active. These commands are in addition to the common commands described in [View Menu Commands: All Views, on page 162](#) and [View Menu: Zoom Commands, on page 163](#).

Command	Description
 Filter->Selected	Hides all but the selected state(s).
 Filter->By output transitions	Hides all but the selected state(s), their output transitions, and the destination states of those transitions.
Filter->By input transitions	Hides all but the selected state(s), their input transitions, and the origin states of those transitions.




Command	Description
Filter->By any transition	Hides all but the selected state(s), their input and output transitions, and their predecessor and successor states.
 Unfilter	Restores a filtered FSM diagram so that all the states and transitions are showing.
Cross Probing	Enables cross probing between FSM nodes and RTL view schematic.
Select All States	Selects all the states.
 FSM Table	Toggles display of the transition table.
FSM Graph	Toggles FSM state diagram on or off.
Annotate Transitions	Toggles display of state transitions on or off on FSM state diagram
Selection Transcription	
Tool Tips	Toggles state diagram tool tips on or off.
FSM Properties	Displays FSM Properties dialog box.
Unselect All	Unselects all states and transitions.

## Toolbar Command

Select View->Toolbars to display the Toolbars dialog box, where you can:


- Choose the toolbars to display
- Customize their appearance



Feature	Description
Toolbars	Lists the available toolbars. Select the toolbars that you want to display.
Show Tooltips	When selected, a descriptive tooltip appears whenever you position the pointer over an icon.
Large Buttons	When selected, large icons are used.

## View Sheets Command

Select View->View Sheets to display the Goto Sheet dialog box and select a sheet to display. The Goto Sheet dialog box is only available in an RTL or Technology view, and only when a multiple-sheet design is present.




To see if your design has multiple sheets, check the sheet count display at the top of the schematic window.


## View Log File Command

View->View Log File displays the log file report for your project. The log file is available in either text (*project\_name.srr*) or HTML (*project\_name\_srr.htm*) format. To enable or disable the HTML file format for the log file, select the View log file in HTML option in the Options->Project View Options dialog box.


When opening the log file, a table of contents appears. Selecting an item from the table of contents takes you to the corresponding HTML page. To go back, right-click the HTML page and select Back from the menu.




You can use the search field to find an item in the table of contents. Enter all or part of the header name in the search field, then click Find. The log file displays the resulting section.



Find searches within collapsed tables. It expands the tables to show your results.



If the file changes while the search window is open, click the Refresh button to update the table of contents.



# Project Menu

You use the Project menu to set implementation options, add or remove files from a project, change project filenames, create new implementations, and archive or copy the project. The Project menu commands change, depending on the view you are in. For example, the HDL Analyst RTL and Technology views only include a subset of the Project menu commands.

The Synplify Pro tools provide a graphical user interface (GUI) with views that help you manage hierarchical designs that can be synthesized independently and imported back to the top-level project in a team design flow called Hierarchical Project Management. This feature is not available for Microsemi technologies.


The following table describes the Project menu commands.

Command	Description
Implementation Options	Displays the Implementation Options dialog box, where you set options for implementing your design. See <a href="#">Implementation Options Command, on page 183</a> .
Add Source File	Displays the Select Files to Add to Project dialog box. See <a href="#">Add Source File Command, on page 171</a> . Tcl equivalent: <b>add_file -fileType filename</b>
Remove File From Project	Removes selected files from your project. Tcl equivalent: <b>project_file -remove filename</b>
Change File	Replaces the selected file in your project with another that you choose. See <a href="#">Change File Command, on page 173</a> . Tcl equivalent: <b>project_file -name "originalFile" "newFile"</b>
Set VHDL Library	Displays the File Options dialog box, where you choose the library (Library Name) for synthesizing VHDL files. The default library is called work. See <a href="#">Set VHDL Library Command, on page 174</a> .
Add Implementation	Creates a new implementation for a current design. Each implementation pertains to the same design, but it can have different options settings and/or constraints for synthesis runs. See <a href="#">Add Implementation Command, on page 174</a> . Tcl equivalent: <b>impl -add implementation_1 implementation -type implementationType</b>

Command	Description
New Identify Implementation	Creates a new Identify implementation for a current design. To launch the Identify tool set, see the <a href="#">Launch Identify Instrumentor Command, on page 211</a> and <a href="#">Launch Identify Debugger Command, on page 212</a> . Tcl equivalent: <b>impl -add</b> <i>implementation_1 implementation</i>
Convert Vendor Constraints	Not applicable for Microsemi technologies.
Archive Project	Archives a design project. Use this command to archive a full or partial project, or to add files to or remove files from an archived project. See <a href="#">Archive Project Command, on page 175</a> for a description of the utility wizard options.
Un-Archive Project	Loads an archived project file to the specified directory. See <a href="#">Un-Archive Project Command, on page 177</a> for a description of the utility wizard options.
Copy Project	Creates a copy of a design project. Use this command to create a copy of a full or partial project. See <a href="#">Copy Project Command, on page 180</a> for a description of the utility wizard options.
Hierarchical Project Options	Not applicable for Microsemi technologies.
Add SubProject Implementation	Not applicable for Microsemi technologies.

## Add Source File Command

Select Project->Add Source File to add files, such as HDL source files, to your project. This selection displays the Select Files to Add to Project dialog box.






Feature	Description
Look in	The directory of the file to add. You can use the pull-down directory list or the Up One Level button to choose the directory.
File name	The name of a file to add to the project. If you enter a name using the keyboard, then you must include the file-type extension.
Files of type	The type (extension) of files to be added to the project. Only files in the active directory that match the file type selected from the drop-down menu are displayed in the list of files. Use All Files to list all files in the directory.
Files To Add To Project	<p>The files to add to the project. You add files to this list with the &lt;-Add and &lt;-Add All buttons. You remove files from this list with the Remove -&gt; and Remove All -&gt; buttons.</p> <p>For information about adding files to custom folders, see <a href="#">Creating Custom Folders, on page 64</a>.</p> <p>Tcl equivalent: <b>add_file -type filename</b></p>
Use relative paths	When you add files to the project, you can specify either to use the relative path or full path names for the files.
Add files to Folders	When you add files to the project, you can specify whether or not to automatically add the files to folders. See the Folder Options described below.
Folder Options	<p>When you add files to folders, you can specify the folder name as either the:</p> <ul style="list-style-type: none"> <li>• Operating System (OS) folder name</li> <li>• Parent path name from a list provided in the display</li> </ul>


## Change File Command

Select Project->Change File to replace a file in the project files list with another of the same type. This displays the Source File dialog box, where you specify the replacement file. You must first select the file to replace, in the Project view, before you can use this command.



First select a file in the Project view

Then choose the replacement file



## Set VHDL Library Command

Select Project->Set VHDL Library to display the File Options dialog box, where you view VHDL file properties and specify the VHDL library name. See [File Options Popup Menu Command, on page 321](#). This is the same dialog box as that displayed by right-clicking a VHDL filename in the Project view and choosing File Options.

## Add Implementation Command

Select Project->Add Implementation to create a new implementation for the selected project. This selection displays the Implementation Options dialog box, where you define the implementation options for the project – see [Implementation Options Command, on page 183](#). This is the same dialog box as that displayed by Project->Implementation Options, except that there is no list of Implementations to the right of the tabbed panels.


## Convert Vendor Constraints Command

The Project->Convert Vendor Constraints is not available for Microsemi technologies.

## Archive Project Command

Use the Project->Archive Project command to store files for a design project into a single archive file in Synopsys Proprietary Format (sar). You can archive an entire project or selected files from the project.

The Archive Project command displays the Synopsys Archive Utility wizard consisting of either two (all files archived) or three (custom file selection) tabs.

**Option****Description**

Project Path and Filename	Path and filename of the .prj file.
Root Directory	Top-level directory that contains the project files.
Destination Directory	Pathname of the directory to store the archive .sar file.


Option	Description
Archive Style	<p>The type of archive:</p> <ul style="list-style-type: none"> <li>• Create a fully self-contained copy – all project files are archived; includes project input files and result files.</li> <li>• If the project contains more than one implementation: <ul style="list-style-type: none"> <li>- All Implementation includes all implementations in the project.</li> <li>- Active Implementation includes only the active implementation.</li> </ul> </li> <li>• Customized file list – only project files that you select are included in the archive.</li> <li>• Local copy for internal network – only project input files are archived, no result files will be included.</li> </ul>
Create Project using	<p>If you select the Customized file list option in the wizard, you can choose one the following options on the second tab:</p> <ul style="list-style-type: none"> <li>• Source Files – Includes all design files in the archive. You cannot enable the SRS option if this option is enabled.</li> <li>• SRS – Includes all .srs files (RTL schematics) in the archive. You cannot enable the Source Files option when this option is enabled.</li> </ul>
Add Extra Files	<p>If you select the Customized file list option in the wizard, you can use this button on the second tab to add additional files to the archive.</p>

For step-by-step details on how to use the archive utility, see [Archive Project Command, on page 175](#).

## Un-Archive Project Command

Use the Project->Un-Archive Project command to extract the files from an archived design project.

This command displays a Synplify Un-Archive Utility wizard.




Option	Description
Archive Filename	Path and filename of the .sar file.
Project Name	Top-level directory that contains the project files.
Destination Directory	Pathname of the directory to store the archive .sar file.
Original File Reference/ Resolved File Reference	<p>Displays the files in the archive that will be extracted. You can exclude files from the .sar by unchecking the file in the Original File Reference list. Any unchecked files are commented out in the .prj file.</p> <p>If there are unresolved reference files in the .sar file, you must fix (Resolve button) or uncheck them. Or, if there are files that you want the change when project files are extracted, use the Change button and select files, as appropriate. See <a href="#">Resolve File Reference</a>, next for more details.</p>

For step-by-step details on how to use the un-archive utility, see [Un-Archive Project Command](#), on page 177.

## Resolve File Reference

When you use the Un-Archive Utility wizard to extract a project, if there are unresolved file references, use the Resolve button next to the file to point to a new file location. You can also optionally replace project files in the destination directory by clicking the Change button next to the file you want to replace. The Change and Resolve buttons bring up the following dialog box:



Option	Description
Filename	Specifies the path and name of the file you want to change or resolve.
Original Directory	Specifies the location of the project at the time it was archived.


Option	Description
Replace directory with	Specifies the new location of the project files you want to use to replace files.
Final Filename	Specifies the path name of the directory and the file name of the replace file.
Replace buttons	<ul style="list-style-type: none"><li>• Replace – replaces only the file specified in the Filename field when the project is extracted.</li><li>• Replace Unresolved – replaces any unresolved files in the project, with files of the same name from the Replace directory.</li><li>• Replace All – replaces all files in the archived project with files of the same name from the Replace directory.</li><li>• To undo any replace-file references, clear the Replace directory with field, then click Replace. This causes the utility to point back to the Original Directory and filenames.</li></ul>

## Copy Project Command

Use the Project->Copy Project command to create a copy of a design project. You can copy an entire project or selected files from the project.

The Copy Project command displays the Synopsys Copy Utility wizard consisting of either two (all files copied) or three (custom file selection) tabs.





Option	Description
Project Path and Filename	Path and filename of the .prj file.
Root Directory	Top-level directory that contains the project files.
Destination Directory	Pathname of the directory to store the archive .sar file.

Option	Description
Copy Style	<p>The type of archive:</p> <ul style="list-style-type: none"> <li>• Create a fully self-contained copy – all project files are archived; includes project input files and result files.</li> <li>• If the project contains more than one implementation: <ul style="list-style-type: none"> <li>- All Implementation includes all implementations in the project.</li> <li>- Active Implementation includes only the active implementation.</li> </ul> </li> <li>• Customized file list – only project files that you select are included in the archive.</li> <li>• Local copy for internal network – only project input files are archived, no result files will be included.</li> </ul>
Create Project using	<p>If you select the Customized file list option in the wizard, you can choose one the following options on the second tab:</p> <ul style="list-style-type: none"> <li>• Source Files – Includes all design files in the archive. You cannot enable the SRS option if this option is enabled.</li> <li>• SRS – Includes all .srs files (RTL schematics) in the archive. You cannot enable the Source Files option if this option is enabled.</li> </ul>
Add Extra Files	<p>If you select the Customized file list option in the wizard, you can use this button on the second tab to add additional files to the archive.</p>

For step-by-step details on how to use the copy utility, see [Copy Project Command, on page 180](#).

## Hierarchical Project Options Command

The Project->Hierarchical Project Options command is not available for Microsemi technologies.

# Implementation Options Command

You use the Implementation Options dialog box to define the implementation options for the current project. You can access this dialog box from Project->Implementation Options, by clicking the button in the Project view, or by clicking the text in the Project view that lists the current technology options.

Option	Value
Fanout Guide	24
Disable I/O Insertion	<input type="checkbox"/>
Update Compile Point Timing Data	<input type="checkbox"/>
Promote Global Buffer Threshold	50
Operating Conditions	COMWC
Annotated Properties for Analyst	<input checked="" type="checkbox"/>
Max number of critical paths in SDF	0
Conservative Register Optimization	<input type="checkbox"/>
Resolve Mixed Drivers	<input type="checkbox"/>

Click on an option for description

System Designer Board File

...


This section describes the following:

- [Device Panel, on page 184](#). For device-specific details of the options, refer to the appropriate vendor chapter.
- [Options Panel, on page 185](#)
- [Constraints Panel, on page 187](#)
- [Implementation Results Panel, on page 189](#)

- [Timing Report Panel, on page 191](#)
- [VHDL Panel, on page 192](#)
- [Verilog Panel, on page 195](#)
- [Place and Route Panel, on page 204](#)

## Device Panel

You use the Device panel to set mapping options for the selected technology.




The mapping options vary, depending on the technology. See [Setting Device Options, on page 73](#) in the *User Guide* for a procedure, and the relevant vendor sections in this reference manual for technology-specific descriptions of the options.

The table below lists the following category of options. Not all options are available for all tools and technologies.

Option	Description
Technology Vendor	Specify the device technology you want to synthesize. You can also select the part, package, and speed grade to use. For more information, see the appropriate vendor appendix in the <i>Reference</i> manual.
Device Mapping Options	The device mapping options vary depending on the device technology you select. For more information, see the appropriate vendor appendix in the <i>Reference</i> manual.
Option Description	Click on a device mapping option to display its description in this field. Refer to the relevant vendor sections for technology-specific descriptions of the options.
System Designer Board File	Not applicable for Microsemi technologies.

## Options Panel

You use the Options panel of the Implementation Options dialog box to define general options for synthesis optimization. See [Setting Optimization Options, on page 76](#) of the *User Guide* for details.




The following table lists the options alphabetically. Not all options are available for all tools and technologies.

Option	Description
Enable 64-bit Synthesis	Enables/disables the 64-bit mapping switch. When enabled, this switch allows you to run client programs in 64-bit mode, if available on your system. For batch mode, use this Tcl command in your project file: <code>set_option -enable64bit 1</code> This option is supported on the Windows and Linux platforms. Tcl equivalent: <b><code>set_option -enable64bit 0 1</code></b>
FSM Compiler	Determines whether the FSM Compiler is run. See <a href="#">FSM Compiler, on page 76</a> and <a href="#">Optimizing State Machines, on page 347</a> in the <i>User Guide</i> . Tcl equivalent: <b><code>set_option -symbolic_fsm_compiler 0 1</code></b>
FSM Explorer	Determines whether the FSM Explorer is run. See <a href="#">Running the FSM Explorer, on page 353</a> in the <i>User Guide</i> .  Tcl equivalent: <b><code>set_option -use_fsm_explorer 0 1</code></b>

Option	Description
HDL Analyst Quick Load (Beta)	<p>When enabled, allows the compiler to pre-partition the design into multiple modules that are written to separate netlist files (srs). This feature improves memory usage in the HDL Analyst for large designs.</p> <p>By default, this option is disabled.</p> <p>For more information, see <a href="#">HDL Analyst Quick Load, on page 77</a>.</p> <p>Tcl equivalent: <b>set_option -hdl_qload 0 1</b></p>
Resource Sharing	<p>Determines whether you optimize area by sharing resources. When enabled, this optimization technique runs during the compilation stage of synthesis.</p> <p>Even if it is disabled, the mapper can still flatten the netlist and re-optimize adders, multipliers as needed to improve timing, because this setting does not affect the mapper. See <a href="#">Sharing Resources, on page 345</a> for information for how to use this option in the <i>User Guide</i>.</p> <p>Enabling this option generates the resource sharing report in the log file (see <a href="#">Resource Usage Report, on page 261</a>).</p> <p>Tcl equivalent: <b>set_option -resource_sharing 0 1</b></p>
Retiming	<p>Determines whether the tool moves storage devices across computational elements to improve timing performance in sequential circuits. Note that the tool might retime registers associated with RAMs and DSPs regardless of the Retiming setting.</p> <p>For details about using this feature, see <a href="#">Retiming, on page 328</a> in the <i>User Guide</i>.</p> <p>Tcl equivalent: <b>set_option -retiming 0 1</b></p>

## Constraints Panel

You use the Constraints panel of the Implementation Options dialog box to specify target frequency and timing constraint files for design synthesis. Depending on the synthesis tool you are using and the device you specify, the types of constraint files you can apply for the implementation may vary. See the table below for a complete list of option types you can apply. See [Specifying Global Frequency and Constraint Files, on page 78](#), in the *User Guide* for details.



Option	Description
Frequency	<p>Sets the default global frequency. You can either set the global frequency here or in the Project view. To override the default you set here, set individual clock constraints from the SCOPE interface.</p> <p>Tcl equivalent: <b>set_option -frequency frequency</b></p>
Auto Constrain	<p>When enabled and no clocks are defined, the software automatically constrains the design to achieve the best possible timing. It does this by reducing periods of each individual clock and the timing of any timed I/O paths in successive steps. See <a href="#">Using Auto Constraints, on page 287</a> in the <i>User Guide</i> for information about using this option. You can also set this option in the Project view.</p> <p>Tcl equivalent: <b>set_option -frequency auto</b></p>



Option	Description
Use clock period for unconstrained IO	<p>Determines whether default constraints are used for I/O ports that do not have user-defined constraints.</p> <p>When disabled, only <code>set_input_delay</code> or <code>set_output_delay</code> constraints are considered during synthesis or forward-annotated after synthesis.</p> <p>When enabled, the software considers any explicit <code>set_input_delay</code> or <code>set_output_delay</code> constraints, as before. In addition, for all ports without explicit constraints, it uses constraints based on the clock period of the attached registers. Both the explicit and implicit constraints are used for synthesis and forward-annotation. The default is off (disabled) for new designs.</p> <p>Tcl equivalent: <b><code>set_option -auto_constrain_io 0 1</code></b></p>
Constraint Files SDC	<p>Specifies which timing constraints (SDC) files to use for the implementation. Select the check box to select a file.</p> <p>For Synplify Pro block-level files in the compile-point flows, the Module column shows the name of the module or compile point.</p>
Constraint Files FDC	<p>Specifies which timing constraints (FDC) files to use for the implementation. Select the check box to select a file.</p> <p>For Synplify Pro, block-level files in the compile-point flows, the Module column shows the name of the module or compile point.</p>

## Implementation Results Panel

You use the Implementation Results panel to specify the implementation name (default: `rev_1`), the results directory, and the name and format of the top-level output netlist file (Result File). You can also specify output constraint and netlist files. See [Specifying Result Options, on page 80](#) of the *User Guide* for details.

The results directory is a subdirectory of the project file directory. Clicking the Browse button brings up the Select Run Directory dialog box to allow you to browse for the results directory. You can change the location of the results directory, but its name must be identical to the implementation name.

Select optional output file check boxes to generate the corresponding Verilog netlist, VHDL netlist, or vendor constraint files.

The screenshot shows the 'Implementation Results' dialog box. On the left, there are labels with red lines pointing to specific fields in the dialog:

- Implementation name** points to the 'Implementation Name' field, which contains 'rev\_1'.
- Results directory** points to the 'Results Directory' field, which contains 'C:\synplify\_pro\_actel\rev\_1'. A 'Browse...' button is to the right.
- Result filename** points to the 'Results File Name' field, which contains 'eight\_bit\_uc.edf'.
- Result format** points to the 'Result Format' dropdown menu, which is set to 'edif.n'.
- Optional output files** points to a section titled 'Optional Output Files' which contains three checkboxes:
  - ☐ Write Mapped Verilog Netlist
  - ☐ Write Mapped VHDL Netlist
  - ☒ Write Vendor Constraint File

Option	Description
Implementation Name	Displays implementation name, directory path for results, and the base name for the result files.
Results Directory	Tcl equivalent: <b>set_option -result_file pathtoResultFile</b>
Result Base Name	
Result Format	Select the output that corresponds to the technology you are using. See <a href="#">Generating Vendor-Specific Output, on page 488</a> in the <i>User Guide</i> for a list of netlist formats.
Write Mapped Verilog Netlist	Generates mapped Verilog or VHDL netlist files.
Write Mapped VHDL Netlist	
Write Vendor Constraint File	Generates a vendor-specific constraint file for forward annotation.

## Timing Report Panel

Use the Timing Report panel (Implementation Options dialog box) to set criteria for the (default) output timing report. Specify the number of critical paths and the number of start and end points to appear in the timing report. See [Specifying Timing Report Output, on page 81](#) in the *User Guide* for details. For a description of the report, see [Timing Reports, on page 263](#).



Option	Description
Number of Critical Paths	Set the number of critical paths for the software to report. Tcl equivalent: <b>set_option -num_critical_paths</b> <i>numberOfPaths</i>
Number of Start/End Points	Specify the number of start and end points to see reported in the critical path sections. Tcl equivalent: <b>set_option -num_startend_points</b> <i>numberOfPoints</i>

*See also:*

- [Timing Reports, on page 263](#), for more information on the default timing report, which is affected by the Timing Report panel settings.
- [Analysis Menu, on page 252](#), information on creating additional custom timing reports for certain device technologies.

## VHDL Panel

You use the VHDL panel in the Implementation Options dialog box to specify various language-related options. With mixed HDL designs, the VHDL and Verilog panels are both available. See [Setting Verilog and VHDL Options, on page 82](#), of the *User Guide* for details.

The screenshot shows the VHDL panel of the Implementation Options dialog box. At the top, there is a tab labeled "VHDL". Below the tab, the "Top Level Entity:" field is empty. To its right, the "Default Enum Encoding:" dropdown menu is set to "default". Below these fields are four checkboxes: "Push Tristates" (checked), "Synthesis On/Off Implemented as Translate On/Off" (unchecked), "VHDL 2008" (unchecked), and "Beta Features for VHDL" (unchecked). A "Generics" section contains a table with two columns: "Generic Name" and "Value". The table has 10 empty rows. At the bottom right of the panel is a button labeled "Extract Generic Constants".

Generic Name	Value

The following table describes the options available:

Feature	Description
Top Level Entity	<p>The name of the top-level entity of your design.</p> <p>If the top-level entity does not use the default work library to compile the VHDL files, you must specify the library file where the top-level entity can be found. To do this, the top-level entity name must be preceded by the VHDL library followed by a period (.). To specify VHDL library files, see <a href="#">Project Menu, on page 170</a> for the Set VHDL Library command, or the <a href="#">File Options Popup Menu Command, on page 321</a>.</p> <p>Tcl equivalent: <b>set_option -top_module</b> <i>topLevelName</i></p>
Default Enum Encoding	<p>The default enumeration encoding to use. This is only for enumerated types; the FSM compiler automatically determines the state-machine encoding, or you can specify the encoding using the <code>syn_encoding</code> attribute.</p> <p>Tcl equivalent: <b>set_option -default_enum_encoding</b> <i>encodingType</i></p>
Push Tristates	<p>When enabled (default), tristates are pushed across process/block boundaries. For more information, see <a href="#">Push Tristates Option, on page 202</a>.</p> <p>Tcl equivalent: <b>set_option -compiler_compatible</b> 0 1</p>
Synthesis On/Off Implemented as Translate On/Off	<p>When enabled, the software ignores any VHDL code between <code>synthesis_on</code> and <code>synthesis_off</code> directives. It treats these third-party directives like <code>translate_on/translate_off</code> directives (see <a href="#">translate_off/translate_on, on page 180</a> for details).</p> <p>Tcl equivalent: <b>set_option -synthesis_onoff_pragma</b> 0 1</p>
VHDL 2008	<p>When enabled, allows you to use VHDL 2008 language standards.</p> <p>Tcl equivalent: <b>set_option -vhdl2008</b> 0 1</p>
Implicit Initial Value Support	<p>When enabled, the compiler passes init values through a <code>syn_init</code> property to the mapper. For more information, see <a href="#">VHDL Implicit Data-type Defaults, on page 485</a>.</p> <p>Tcl equivalent: <b>set_option -supporttypedflt</b> 0 1</p>

Feature	Description
Beta Features for VHDL	Enables use of any VHDL beta features included in the release. Enabling this checkbox is equivalent to including a <code>set_option -hdl_define -set _BETA_FEATURES_ON_</code> directive in the project file. Tcl equivalent: <b><code>set_option -beta_vhfeatures 0 1</code></b>
Generics	Shows generics extracted with Extract Generic Constants. You can override the default and set a new value for the generic constant. The value is valid for the current implementation.
Extract Generic Constants	Extracts generics from the top-level entity and displays them in the table.

## Verilog Panel

You use the Verilog panel in the Implementation Options dialog box to specify various language-related options. With mixed HDL designs, the VHDL and Verilog panels are both available. See [Setting Verilog and VHDL Options, on page 82](#) of the *User Guide* for details.

The screenshot shows the Verilog panel of the Implementation Options dialog. It includes a 'Top Level Module' text field, a 'Verilog Language' section with 'Verilog 2001' selected, a 'Compiler Directives and Parameters' section with a table for parameter names and values, an 'Extract Parameters' button, and a text field for compiler directives. At the bottom, there are sections for 'Include Path Order' and 'Library Directories', each with a list box and navigation buttons.

Feature	Description
Top Level Module	The name of the top-level module of your design. Tcl equivalent: <b>set_option -top_module</b> <i>moduleName</i>
Compiler Directives and Parameters	Shows design parameters extracted with Extract Parameters. You can override the default and set a new value for the parameter. The value is valid for the current implementation.

Feature	Description
Extract Parameters	Extracts design parameters from the top-level module and displays them in the table. See <a href="#">Compiler Directives and Design Parameters, on page 197</a> .
Compiler Directives	Provides an interface where you can enter compiler directives that you would normally enter in the code with 'ifdef and 'define statements. See <a href="#">Compiler Directives and Design Parameters, on page 197</a> .
Verilog Language – Verilog 2001	<p>When enabled, the default Verilog standard for the project is Verilog 2001. When both Verilog 2001 and SystemVerilog are disabled, the default standard is Verilog 95. For information about Verilog 2001, see <a href="#">Verilog 2001 Support, on page 294</a>.</p> <p>You can override the default project standard on a per file basis by selecting the file, right-clicking, and selecting the File Options command (see <a href="#">File Options Popup Menu Command, on page 321</a>).</p> <p>Tcl equivalent: <b>set_option -vlog_std v2001</b></p>
Verilog Language – SystemVerilog	<p>When enabled, the default Verilog standard for the project is SystemVerilog which is the default standard for all new projects. Enabling SystemVerilog automatically enables Verilog 2001.</p> <p>Tcl equivalent: <b>set_option -vlog_std sysv</b></p>
Push Tristates	<p>When enabled (default), tristates are pushed across process/block boundaries. For details, see <a href="#">Push Tristates Option, on page 202</a>.</p> <p>Tcl equivalent: <b>set_option -compiler_compatible 0 1</b></p>
Allow Duplicate Modules	<p>Allows the use of duplicate modules in your design. When enabled, the last definition of the module is used by the software and any previous definitions are ignored.</p> <p>You should not use duplicate module names in your Verilog design, therefore, this option is disabled by default. However, if you need to, you can allow for duplicate modules by enabling this option.</p> <p>Tcl equivalent: <b>set_option -dup 0 1</b></p>
Multiple File Compilation Unit	<p>When enabled (the default), the Verilog compiler uses the compilation unit for modules defined in multiple files. See SystemVerilog <a href="#">Compilation Units, on page 421</a> for additional information.</p> <p>Tcl equivalent: <b>set_option -multi_file_compilation_unit 0 1</b></p>




Feature	Description
Beta Features for Verilog	Enables use of any Verilog beta features included in the release. Enabling this checkbox is equivalent to including a <code>set_option -hdl_define -set _BETA_FEATURES_ON_</code> directive in the project file. Tcl equivalent: <b><code>set_option -beta_vfeatures 0 1</code></b>
Include Path Order	Specifies the search paths for the include commands in the Verilog design files of your project. Use the buttons in the upper right corner of the box to add, delete, or reorder the paths. The include paths are relative. See <a href="#">Updating Verilog Include Paths in Older Project Files</a> , on page 63 in the <i>User Guide</i> for additional information.
Library Directories	Specifies all the paths to the directories which contain the Verilog library files to be included in your design for the project.

## Compiler Directives and Design Parameters

When you click the Extract Parameters button in the Verilog panel (Implementation Options dialog box), parameter values from the top-level module are displayed in the table. You can also override the default by setting a new value for the parameter. The value is valid for the current implementation only.


The Compiler Directives field provides an interface where you can enter compiler directives that you would normally enter in the code using `#ifdef` and `#define` statements. Use spaces to separate the statements. The directives you enter are stored in the project file. For example, if you enter the directive shown below to the Compiler Directives field of the Verilog panel:



The software writes the following statement to the project file:

```
set_option -hdl_define -set "ABC=30"
```

To define multiple variables in the GUI, use a space delimiter. For example:



The software writes the following statement to the prj file:

```
set_option hdl_define -set "ABC=30 XYZ=12 vj"
```

More information is provided for the following Verilog compiler directives:

- [IGNORE\\_VERILOG\\_BLACKBOX\\_GUTS Directive](#)


- [\\_BETA\\_FEATURES\\_ON\\_ Directive](#)
- [\\_SEARCHFILENAMEONLY\\_ Directive](#)

## IGNORE\_VERILOG\_BLACKBOX\_GUTS Directive

When you use the `syn_black_box` directive, the compiler parses the contents of the black box and can determine whether illegal syntax or incorrect code is defined within it. Whenever this occurs, an error message is generated.

However, if you do not want the tool to check for illegal syntax in your black box, set the:

- Built-in compiler directive `IGNORE_VERILOG_BLACKBOX_GUTS` in the Compiler Directives field of the Verilog panel on the Implementation Options dialog box.



The software writes the following command to the project file:

```
set_option -hdl_define -set "IGNORE_VERILOG_BLACKBOX_GUTS"
```

- ``define IGNORE_VERILOG_BLACKBOX_GUTS` directive in the Verilog file.

This option is implemented globally for the project file.

## Example of the IGNORE\_VERILOG\_BLACKBOX\_GUTS Directive

Note that the `IGNORE_VERILOG_BLACKBOX_GUTS` directive ignores the contents of the black box. However, whenever you use this directive, you must first define the ports for the black box correctly. Otherwise, the `IGNORE_VERILOG_BLACKBOX_GUTS` directive generates an error. See the following valid Verilog example:

```

`define IGNORE_VERILOG_BLACKBOX_GUTS
module b1_fpga1 (A,B,C,D) /* synthesis syn_black_box */;
input B;
output A;
input [2:0] D;
output [2:0] C;
temp;
assign A = B;
assign C = D;

endmodule

module b1_fpga1_top (inout A, B, inout [2:0] C, D);
b1_fpga1 b1_fpga1_inst(A,B,C,D);
endmodule


```

## **\_BETA\_FEATURES\_ON\_ Directive**

Beta features for the Verilog, SystemVerilog, or VHDL language must be explicitly enabled. In the UI, a Beta Features checkbox is included on the VHDL or Verilog tab of the Implementations Options dialog box. A `_BETA_FEATURES_ON_` compiler directive is also available. This directive is specified with a `set_option -hdl_define` command added to the project file as shown below:

```
set_option -hdl_define -set _BETA_FEATURES_ON_
```

The directive can also be added to the Compiler Directives field of the Verilog panel.



## **`_SEARCHFILENAMEONLY_` Directive**

This directive provides a workaround for some known limitations of the archive utility.

If Verilog `include` files belong in any of the following categories, you may encounter problems when compiling a design after un-archiving:

1. The include paths have relative paths to the project file.

```
`include "../../../defines.h"
```

2. The include paths have absolute paths to the project file.

```
`include "c:/temp/params.h"
```

```
`include "/remote/sbg_home/user/params.h"
```

3. The include paths have the same file names, but are located in different directories relative to the project file.

```
`include "../myflop.v"
```

```
...
```

```
`include "../../../myflop.v"
```


Use the `_SEARCHFILENAMEONLY_` directive to resolve categories 1 and 2 above. Category 3 is a known limitation; in this case it is recommended that you adopt standard coding practices to avoid files with the same name and different content.

When you un-archive a sar file that contains relative or absolute include paths for the files in the project, you can add the `_SEARCHFILENAMEONLY_` compiler directive to the unarchived project; this has the compiler remove the relative/absolute paths from the `include` and search only for the file names.

This directive is specified with a `set_option -hdl_define` command added to an implementation within the project file as shown below:

```
set_option -hdl_define -set "_SEARCHFILENAMEONLY_"
```

The directive can also be added to the Compiler Directives field of the Verilog panel as shown below.



The compiler generates the following warning message whenever it extracts include files using this directive:


```
@W: | Macro _SEARCHFILENAMEONLY_ is set: fileName not found
attempting to search for base file name fileName
```

## Push Tristates Option

Pushing tristates is a synthesis optimization option you set with Project->Implementation Options->Verilog or VHDL.

### Description

When the Push Tristates option is enabled, the Synopsys FPGA compiler pushes tristates through objects such as muxes, registers, latches, buffers, nets, and tristate buffers, and propagates the high-impedance state. The high-impedance states are not pushed through combinational gates such as ANDs or ORs.



If there are multiple tristates, the software muxes them into one tristate and pushes it through. The software pushes tristates through loops and stores the high impedance across multiple cycles in the register.

## Advantages and Disadvantages

The advantage to pushing tristates to the periphery of the design is that you get better timing results because the software uses tristate output buffers.

The Synopsys FPGA software approach to tristate inference matches the simulation approach. Simulation languages are defined to store and propagate 0, 1, and Z (high impedance) states. Like the simulation tools, the Synopsys FPGA synthesis tool propagates the high-impedance states instead of producing tristate drivers at the outputs of process (VHDL) or always (Verilog) blocks.


The disadvantage to pushing tristates is that you might use more design resources.

## Effect on Other Synthesis Options

Tristate pushing has no effect on the `syn_tristatetomux` attribute. This is because tristate pushing is a compiler directive, while the `syn_tristatetomux` attribute is used during mapping.

## Place and Route Panel

The Place and Route panel allows you to run selected place-and-route jobs after design synthesis. To create a place-and-route job, see [Add P&R Implementation Popup Menu Command, on page 325](#) or [Options for Place & Route Jobs Popup Menu Command, on page 327](#) for details. The Place and Route Panel is only available with certain technologies.



## Import Menu

The Import option is not available for Microsemi technologies.



# Run Menu

You use the Run menu to perform the following tasks:

- Compile a design, without mapping it.
- Synthesize (compile and map) or resynthesize a design.
- Check design syntax and synthesis code, and check source code errors.
- Check constraint syntax and how/if constraints are applied to the design.
- Run Tcl scripts.
- Run all implementations at once.
- Check the status of the current job.

The following table describes the Run menu commands.

Command	Description
Run	<p>Synthesizes (compiles and maps) the top-level design. For the compile point flow, this command also synthesizes any compile points whose constraints, implementation options, or source code changed since the last synthesis run. You can view the result of design synthesis in the RTL and Technology views.</p> <p>Same as clicking the Run button in the Project view.</p> <p>Tcl equivalent: <b>project -run</b></p>
Resynthesize All	<p>Resynthesizes (compiles and maps) the entire design, including the top level and <i>all compile points</i>, whether or not their constraints, implementation options, or source code changed since the last synthesis. If you do <i>not</i> want to force a <i>recompilation of all compile points</i>, then use Run-&gt;Run instead.</p> <p>Tcl equivalent: <b>project -run synthesis -clean</b></p>
Compile Only	<p>Compiles the design into technology-independent high-level structures. You can view the result in the RTL view.</p> <p>Tcl equivalent: <b>project -run compile</b></p>

Command	Description
Write Output Netlist Only	<p>Generates an output netlist after synthesis has been run. This command generates the netlists you specify on the Implementation Results tab of the Implementation Options dialog box.</p> <p>You can also use this command in an incremental timing analysis flow. See <a href="#">Generating Custom Timing Reports with STA, on page 277</a> for details.</p> <p>Tcl equivalent: <b>project -run write_netlist</b></p>
FSM Explorer	<p>Analyzes finite state machines contained in a design, and selects the optimum encoding style. This menu command is not available in some views.</p> <p>Tcl equivalent: <b>project -run fsm_explorer</b></p>
Syntax Check	<p>Runs a syntax check on design code. The status bar at the bottom of the window displays any error messages. If the active window shows an HDL file, then the command checks only that file; otherwise, it checks all project source code files.</p> <p>Tcl equivalent: <b>project -run syntax_check</b></p>
Synthesis Check	<p>Runs a synthesis check on your design code. This includes a syntax check and a check to see if the synthesis tool could map the design to the hardware. No optimizations are carried out. The status bar at the bottom of the window displays any error messages. If the active window shows an HDL file, then the command checks only that file; otherwise, it checks all project source code files.</p> <p>Tcl equivalent: <b>project -run synthesis_check</b></p>
Constraint Check	<p>Checks the syntax and applicability of the timing constraints in the .fdc file for your project and generates a report (<i>projectName_cck.rpt</i>). The report contains information on the constraints that can be applied, cannot be applied because objects do not exist, and wildcard expansion on the constraints.</p> <p>See <a href="#">Constraint Checking Report, on page 272</a>.</p> <p>Tcl equivalent: <b>project -run constraint_check</b></p>
Arrange VHDL files	<p>Reorders the VHDL source files for synthesis.</p> <p>Tcl equivalent: <b>project -run hdl_info_gen fileorder</b></p>


Command	Description
Launch Identify Instrumentor	<p>Launches the Identify instrumentor. For more information, see: <a href="#">Working with the Identify Tools, on page 493</a> of the <i>User Guide</i>.</p> <p>To launch the Identify instrumentor in batch mode, use the <code>set_option -identify_debug_mode 1</code> Tcl command.</p>
Launch Identify Debugger	<p>Launches the Identify debugger tool. For more information, see: <a href="#">Working with the Identify Tools, on page 493</a> of the <i>User Guide</i>.</p> <p>To launch the Identify debugger in batch mode, use the <code>set_option -identify_debug_mode 1</code> Tcl command.</p>
Launch SYNCore	<p>Opens the Synopsys FPGA IP Core Wizard. This tool helps you build IP blocks such as memory or FIFO models for your design.</p> <p>See the <a href="#">Launch SYNCore Command, on page 213</a> for details.</p>
Configure and Launch VCS Simulator	<p>Allows you to configure and launch the VCS simulator. See <a href="#">Configure and Launch VCS Simulator Command, on page 242</a>.</p>
Run Tcl Script	<p>Displays the Open dialog box, where you choose a Tcl script to run. See <a href="#">Run Tcl Script Command, on page 208</a>.</p>
Run All Implementations	<p>Runs all selected implementations for one project at the same time. See <a href="#">Run All Implementations Command, on page 209</a>.</p> <p>Tcl equivalent: <code>run -impl "implementation1 implementation2..." -parallel</code></p>
Job Status	<p>During compilation, tells you the name of the current job, and gives you the runtime and directory location of your design. This option is enabled during synthesis. See <a href="#">Job Status Command, on page 210</a>. Clicking in the status area of the Project view is a shortcut for this command.</p>

Command	Description
Next Error/Warning	Shows the next error or warning in your source code file.
Previous Error/Warning	Shows the previous error or warning in your source code file.
Log File Message Filter	Allows messages in the current session to be elevated in severity (for example, promoted to an error from a warning), lowered in severity (for example, demoting a warning to a note), or suppressed from the log file after the next run through the Log File Filter dialog box. For more information, see <a href="#">Log File Message Controls, on page 196</a> .

## Run Tcl Script Command


Select Run->Run Tcl Script to display the Open dialog box, where you specify the Tcl script file to execute. The File name area is filled automatically with the wildcard string “\*.tcl”, corresponding to Tcl files.

This dialog box is the same as that displayed with File->Open, except that no Open as read-only check box is present. See [Open Project Command, on page 150](#), for an explanation of the features in the Open dialog box.



## Run All Implementations Command


Select Run->Run All Implementations to run selected implementations in batch mode. To use the Batch Run Setup dialog box, check one or more implementations from the list displayed and click the Run button.



## Job Status Command

Select Run->Job Status to monitor the synthesis jobs that are running, their run times, and their associated commands. This information appears in the Job Status dialog box. This dialog box is also displayed when you click in the status area of the Project view (see [The Project View, on page 38](#)).

You can cancel a displayed job by selecting it in the dialog box and clicking Cancel Job.




To cancel a job, select it,  
then click the Cancel button

## Launch Identify Instrumentor Command

The Launch Identify Instrumentor command lets you start the Identify instrumentor from within the synthesis interface. Before you can use this command, you must define an Identify implementation in the project view. For a description of the work flow using the Identify debugger, see [Working with the Identify Tools, on page 493](#) in the *User Guide*.

## Configure Identify Launch Dialog Box

The Configure Identify Launch dialog box is automatically displayed when the location of the Identify executable has not been previously defined.




**Command****Description**

Use current Identify  
installation:

A pointer to the current installation of the Identify software. Click the radio button to use the displayed version.

Locate Identify  
Installation  
(identify\_instrumentor)

A pointer to the Identify install directory. Use the (...) button to navigate to the directory location.



Identify License Option

Radio buttons to select the Identify license option. Select Use current synthesis license when only a single TSL license is available; select Use separate Identify Instrumentor license when multiple licenses are available. With a single TSL license, you are prohibited from compiling or mapping in the synthesis tool while the Identify instrumentor is open.

## Launch Identify Debugger Command

The Launch Identify Debugger command lets you start the Identify Debugger software from within the synthesis interface. Before you can use this command, you must have an active Identify implementation and an instrumented design. For a description of the work flow using the Identify/Identify RTL Debugger software, see [Working with the Identify Tools, on page 493](#) in the *User Guide*.




## Launch SYNCore Command

The SYNCore wizard helps you build IP cores. The wizard can compile RAM and ROM memories including a byte-enable RAM, a FIFO, an adder/subtractor, and a counter. The resulting Verilog models can be synthesized and simulated. For details about using the wizard to build these models, see the following sections in the user guide:

- [Specifying FIFOs with SYNCore, on page 394](#)
- [Specifying RAMs with SYNCore, on page 400](#)
- [Specifying Byte-Enable RAMs with SYNCore, on page 408](#)
- [Specifying ROMs with SYNCore, on page 414](#)
- [Specifying Adder/Subtractors with SYNCore, on page 419](#)
- [Specifying Counters with SYNCore, on page 426](#)

To start the SYNCore wizard, select Run->Launch SYNCore and:

- Select `sfifo_model` and click Ok to start the FIFO wizard, described in [SYNCore FIFO Wizard, on page 215](#).
- Select `ram_model` and click Ok to start the RAM wizard, described in [SYNCore RAM Wizard, on page 224](#).
- Select `byte_en_ram` and click Ok to start the byte-enable RAM wizard, described in [SYNCore Byte-Enable RAM Wizard, on page 228](#).
- Select `rom_model` and click Ok to start the ROM wizard, described in [SYNCore ROM Wizard, on page 231](#).
- Select `addnsb_model` and click Ok to start the adder/subtractor wizard, described in [SYNCore Adder/Subtractor Wizard, on page 235](#).
- Select `counter_model` and click Ok to start the counter wizard, described in [SYNCore Counter Wizard, on page 239](#).



Each SYNCore wizard has three tabs at the top, and buttons below, which are described here:

Parameters	Consists of a multiple-screen wizard that lets you set parameters for that model. See <a href="#">SYNCore FIFO Wizard, on page 215</a> , <a href="#">SYNCore RAM Wizard, on page 224</a> , <a href="#">SYNCore Byte-Enable RAM Wizard, on page 228</a> , <a href="#">SYNCore ROM Wizard, on page 231</a> , <a href="#">SYNCore Adder/Subtractor Wizard, on page 235</a> , or <a href="#">SYNCore Counter Wizard, on page 239</a> for details about the options you can set.
Core Overview	Contains basic information about the kind of model you are creating.
Generate	Generates the model with the parameters you specify in the wizard.
Sync FIFO Info, RAM Info, BYTE ENABLE RAM Info, ROM Info, ADDnSUB Info, COUNTER Info	Opens a window with technical information about the corresponding model.

## SYNCore FIFO Wizard

The following describe the parameters you can set in the FIFO wizard, which opens when you select `sfifo_model`:

- [SYNCore FIFO Parameters Page 1, on page 215](#)
- [SYNCore FIFO Parameters Page 2, on page 216](#)
- [SYNCore FIFO Parameters Page 3, on page 218](#)
- [SYNCore FIFO Parameters Page 4, on page 220](#)
- [SYNCore FIFO Parameters Page 5, on page 222](#)

### SYNCore FIFO Parameters Page 1

The page 1 parameters define the FIFO. Data is written/read on the rising edge of the clock.

Parameter	Function
Component Name	Specifies a name for the FIFO. This is the name that you instantiate in your design file to create an instance of the SYNCore FIFO in your design. Do not use spaces.
Directory	Indicates the directory where the generated files will be stored. Do not use spaces.

Parameter	Function
Filename	Specifies the name of the generated file containing the HDL description of the generated FIFO. Do not use spaces.
Width	Specifies the width of the FIFO data input and output. It must be within the valid range.
Depth	Specifies the depth of the FIFO. It must be within the valid range.

## SYNCore FIFO Parameters Page 2

### Sync Fifo Compiler

---

Sync FIFO Optional Flags

---

Write Control Handshaking Options

Full Flags

☒ Full Flag

☒ Active High ☐ Active Low

---

☐ Almost Full Flag

☒ Active High ☐ Active Low

Overflow

☐ Overflow Flag

☒ Active High ☐ Active Low

Write Acknowledge

☐ Write Acknowledge Flag

☒ Active High ☐ Active Low

The page 2 parameters let you specify optional handshaking flags for FIFO write operations. When you specify a flag, the symbol on the left reflects your choice. Data is written/read on the rising edge of the clock.

Parameter	Function
Full Flag	<p>Specifies a Full signal, which is asserted when the FIFO memory queue is full and no more writes can be performed until data is read.</p> <p>Enabling this option makes the Active High and Active Low options (FULL_FLAG_SENSE parameter) available for the signal. See <a href="#">Full/Almost Full Flags, on page 609</a> and <a href="#">FIFO Parameters, on page 607</a> for descriptions of the flag and parameter.</p>
Almost Full Flag	<p>Specifies an Almost_full signal, which is asserted to indicate that there is one location left and the FIFO will be full after one more write operation.</p> <p>Enabling this option makes the Active High and Active Low options available for the signal (AFULL_FLAG_SENSE parameter). See <a href="#">Full/Almost Full Flags, on page 609</a> and <a href="#">FIFO Parameters, on page 607</a> for descriptions of the flag and parameter.</p>
Overflow Flag	<p>Specifies an Overflow signal, which is asserted to indicate that the write operation was unsuccessful because the FIFO was full.</p> <p>Enabling this option makes the Active High and Active Low options available for the signal (OVERFLOW_FLAG_SENSE parameter). See <a href="#">Handshaking Flags, on page 611</a> and <a href="#">FIFO Parameters, on page 607</a> for descriptions of the flag and parameter.</p>
Write Acknowledge Flag	<p>Specifies a Write_ack signal, which is asserted at the completion of a successful write operation.</p> <p>Enabling this option makes the Active High and Active Low options (WACK_FLAG_SENSE parameter) available for the signal. See <a href="#">Handshaking Flags, on page 611</a> and <a href="#">FIFO Parameters, on page 607</a> for descriptions of the flag and parameter.</p>
Active High	Sets the specified signal to active high (1).
Active Low	Sets the specified signal to active low (0).

## SYNCore FIFO Parameters Page 3

The page 3 parameters let you specify optional handshaking flags for FIFO read operations. Data is written/read on the rising edge of the clock.


The screenshot shows the 'Sync Fifo Compiler' window. Under the 'Sync FIFO Optional Flags' section, there are three main groups of options:

- Read Control Handshaking Options:**
  - Empty Flag:**
    - ☒ Empty Flag
      - ☒ Active High ☐ Active Low
    - ☐ Almost Empty Flag
      - ☒ Active High ☐ Active Low
  - Underflow:**
    - ☐ Underflow Flag
      - ☒ Active High ☐ Active Low
  - Read Acknowledge:**
    - ☐ Read Acknowledge Flag
      - ☒ Active High ☐ Active Low

Parameter	Function
Empty Flag	<p>Specifies an Empty signal, which is asserted when the memory queue for the FIFO is empty and no more reads can be performed until data is written.</p> <p>Enabling this option makes the Active High and Active Low options (EMPTY_FLAG_SENSE parameter) available for the signal. See <a href="#">Empty/Almost Empty Flags, on page 610</a> and <a href="#">FIFO Parameters, on page 607</a> for descriptions of the flag and parameter.</p>

Parameter	Function
Almost Empty Flag	<p>Specifies an Almost_empty signal, which is asserted when there is only one location left to be read. The FIFO will be empty after one more read operation.</p> <p>Enabling this option makes the Active High and Active Low options (AEMPTY_FLAG_SENSE parameter) available for the signal. See <a href="#">Empty/Almost Empty Flags, on page 610</a> and <a href="#">FIFO Parameters, on page 607</a> for descriptions of the flag and parameter.</p>
Underflow Flag	<p>Specifies an Underflow signal, which is asserted to indicate that the read operation was unsuccessful because the FIFO was empty.</p> <p>Enabling this option makes the Active High and Active Low options (UNDRFLW_FLAG_SENSE parameter) available for the signal. See <a href="#">Handshaking Flags, on page 611</a> and <a href="#">FIFO Parameters, on page 607</a> for descriptions of the flag and parameter.</p>
Read Acknowledge Flag	<p>Specifies a Read_ack signal, which is asserted at the completion of a successful read operation.</p> <p>Enabling this option makes the Active High and Active Low options (RACK_FLAG_SENSE parameter) available for the signal. See <a href="#">Handshaking Flags, on page 611</a> and <a href="#">FIFO Parameters, on page 607</a> for descriptions of the flag and parameter.</p>
Active High	Sets the specified signal to active high (1).
Active Low	Sets the specified signal to active low (0).

## SYNCore FIFO Parameters Page 4



**Sync Fifo Compiler**

**Handshaking Options**

**Programmable Full Flag**

☐ Programmable Full Flag

☐ Single Programmable Full Threshold Constant

Full Threshold Assert Constant:  Valid Range DEPTH/2..max of DEPTH

☐ Multiple Programmable Full Threshold Constant

Full Threshold Assert Constant:  Valid Range DEPTH/2..max of DEPTH

Full Threshold Negate Constant:  Valid Range DEPTH/2..max of DEPTH

☐ Single Programmable Full Threshold Input

☐ Multiple Programmable Full Threshold Input

☒ Active High ☐ Active Low

The page 4 parameters let you specify optional handshaking flags for FIFO programmable full operations. To use these options, you must have a Full signal specified. See [FIFO Programmable Flags, on page 612](#) for details and [FIFO Parameters, on page 607](#) for a list of the FIFO parameters. Data is written/read on the rising edge of the clock.

Parameter	Function
Programmable Full Flag	<p>Specifies a Prog_full signal, which indicates that the FIFO has reached a user-defined full threshold.</p> <p>You can only enable this option if you set Full Flag on page 2. When it is enabled, you can specify other options for the Prog_Full signal (PFULL_FLAG_SENSE parameter). See <a href="#">Programmable Full, on page 613</a> and <a href="#">FIFO Parameters, on page 607</a> for descriptions of the flag and parameter.</p>



Parameter	Function
Single Programmable Full Threshold Constant	<p>Specifies a Prog_full signal with a single constant defining the assertion threshold (PGM_FULL_TYPE=1 parameter). See <a href="#">Programmable Full with Single Threshold Constant, on page 613</a> for details.</p> <p>Enabling this option makes Full Threshold Assert Constant available.</p>
Multiple Programmable Full Threshold Constant	<p>Specifies a Prog_full signal (PGM_FULL_TYPE=2 parameter), with multiple constants defining the assertion and de-assertion thresholds. See <a href="#">Programmable Full with Multiple Threshold Constants, on page 614</a> for details.</p> <p>Enabling this option makes Full Threshold Assert Constant and Full Threshold Negate Constant available.</p>
Full Threshold Assert Constant	<p>Specifies a constant that is used as a threshold value for asserting the Prog_full signal. It sets the PGM_FULL_THRESH parameter for PGM_FULL_TYPE=1 and the PGM_FULL_ATHRESH parameter for PGM_FULL_TYPE=2.</p>
Full Threshold Negate Constant	<p>Specifies a constant that is used as a threshold value for de-asserting the Prog_full signal (PGM_FULL_NTHRESH parameter).</p>
Single Programmable Full Threshold Input	<p>Specifies a Prog_full signal (PGM_FULL_TYPE=3 parameter), with a threshold value specified dynamically through a Prog_full_thresh input port during the reset state. See <a href="#">Programmable Full with Single Threshold Input, on page 614</a> for details.</p> <p>Enabling this option adds the Prog_full_thresh input port to the FIFO.</p>
Multiple Programmable Full Threshold Input	<p>Specifies a Prog_full signal (PGM_FULL_TYPE=4 parameter), with threshold assertion and deassertion values specified dynamically through input ports during the reset state. See <a href="#">Programmable Full with Multiple Threshold Constants, on page 614</a> for details.</p> <p>Enabling this option adds the Prog_full_thresh_assert and Prog_full_thresh_negate input ports to the FIFO.</p>
Active High	Sets the specified signal to active high (1).
Active Low	Sets the specified signal to active low (0).

## SYNCore FIFO Parameters Page 5

These options specify optional handshaking flags for FIFO programmable empty operations. To use these options, you first specify an Empty signal on page 3. See [FIFO Programmable Flags, on page 612](#) for details and [FIFO Parameters, on page 607](#) for a list of the FIFO parameters. Data is written/read on the rising edge of the clock.

The screenshot shows the 'Sync Fifo Compiler' window. It has two main sections: 'Handshaking Options' and 'Number of Words in FIFO'. The 'Handshaking Options' section contains a 'Programmable Empty Flag' group with several options: 'Programmable Empty Flag' (unchecked), 'Single Programmable Empty Threshold Constant' (unchecked), 'Empty Threshold Assert Constant' (set to 4, with a valid range of 1..max of DEPTH/2), 'Multiple Programmable Empty Threshold Constant' (unchecked), 'Empty Threshold Assert Constant' (set to 2, with a valid range of 1..max of DEPTH/2), 'Empty Threshold Negate Constant' (set to 4, with a valid range of 1..max of DEPTH/2), 'Single Programmable Empty Threshold Input' (unchecked), and 'Multiple Programmable Empty Threshold Input' (unchecked). Below these are radio buttons for 'Active High' (selected) and 'Active Low'. The 'Number of Words in FIFO' section contains an unchecked checkbox for 'Number of valid Data in Fifo'.

Parameter	Function
Programmable Empty Flag	<p>Specifies a Prog_empty signal (PEMPTY_FLAG_SENSE parameter), which indicates that the FIFO has reached a user-defined empty threshold. See <a href="#">Programmable Empty, on page 616</a> and <a href="#">FIFO Parameters, on page 607</a> for descriptions of the flag and parameter.</p> <p>Enabling this option makes the other options available to specify the threshold value, either as a constant or through input ports. You can also specify single or multiple thresholds for each of these options.</p>

Parameter	Function
Single Programmable Empty Threshold Constant	<p>Specifies a Prog_empty signal (PGM_EMPTY_TYPE=1 parameter), with a single constant defining the assertion threshold. See <a href="#">Programmable Empty with Single Threshold Input, on page 617</a> for details.</p> <p>Enabling this option makes Empty Threshold Assert Constant available.</p>
Multiple Programmable Empty Threshold Constant	<p>Specifies a Prog_empty signal (PGM_EMPTY_TYPE=2 parameter), with multiple constants defining the assertion and de-assertion thresholds. See <a href="#">Programmable Empty with Multiple Threshold Constants, on page 617</a> for details.</p> <p>Enabling this option makes Empty Threshold Assert Constant and Empty Threshold Negate Constant available.</p>
Empty Threshold Assert Constant	<p>Specifies a constant that is used as a threshold value for asserting the Prog_empty signal. It sets the PGM_EMPTY_THRESH parameter for PGM_EMPTY_TYPE=1 and the PGM_EMPTY_ATHRESH parameter for PGM_EMPTY_TYPE=2.</p>
Empty Threshold Negate Constant	<p>Specifies a constant that is used as a threshold value for de-asserting the Prog_empty signal (PGM_EMPTY_NTHRESH parameter).</p>
Single Programmable Empty Threshold Input	<p>Specifies a Prog_empty signal (PGM_EMPTY_TYPE=3 parameter), with a threshold value specified dynamically through a Prog_empty_thresh input port during the reset state. See <a href="#">Programmable Empty with Single Threshold Input, on page 617</a> for details.</p> <p>Enabling this option adds the Prog_full_thresh input port to the FIFO.</p>
Multiple Programmable Empty Threshold Input	<p>Specifies a Prog_empty signal (PGM_EMPTY_TYPE=4 parameter), with threshold assertion and deassertion values specified dynamically through Prog_empty_thresh_assert and Prog_empty_thresh_negate input ports during the reset state. See <a href="#">Programmable Empty with Multiple Threshold Inputs, on page 618</a> for details.</p> <p>Enabling this option adds the input ports to the FIFO.</p>
Active High	Sets the specified signal to active high (1).
Active Low	Sets the specified signal to active low (0).

Parameter	Function
Number of Valid Data in FIFO	Specifies the Data_cnt signal for the FIFO output. This signal contains the number of words in the FIFO in the read domain.

## SYNCore RAM Wizard

The following describe the parameters you can set in the RAM wizard, which opens when you select ram\_model:

- [SYNCore RAM Parameters Page 1, on page 224](#)
- [SYNCore RAM Parameters Pages 2 and 3, on page 226](#)

### SYNCore RAM Parameters Page 1

**Memory Compiler**

Component Name

Directory

Filename

Memory Size

Data Width  Valid Range 1..256

Address Width  Valid Range 2..256

How will you be using the RAM?

☒ Single Port ☐ Dual Port

Which clocking method do you want to use?

☒ Single Clock ☐ Separate Clocks For Each Port

Component Name	<p>Specifies the name of the component. This is the name that you instantiate in your design file to create an instance of the SYNCORE RAM in your design. Do not use spaces. For example:</p> <pre> ram101 &lt;ComponentName&gt; (     .PortAClk (PortAClk)     , .PortAAddr (PortAAddr)     , .PortADataIn (PortADataIn)     , .PortAWriteEnable (PortAWriteEnable)     , .PortBDataIn (PortBDataIn)     , .PortBAddr (PortBAddr)     , .PortBWriteEnable (PortBWriteEnable)     , .PortADataOut (PortADataOut)     , .PortBDataOut (PortBDataOut) ); </pre>
Directory	<p>Specifies the directory where the generated files are stored. Do not use spaces. The following files are created:</p> <ul style="list-style-type: none"> <li>• <code>filelist.txt</code> – lists files written out by SYNCORE</li> <li>• <code>options.txt</code> – lists the options selected in SYNCORE</li> <li>• <code>readme.txt</code> – contains a brief description and known issues</li> <li>• <code>syncore_ram.v</code> – Verilog library file required to generate RAM model</li> <li>• <code>testbench.v</code> – Verilog testbench file for testing the RAM model</li> <li>• <code>instantiation_file.vin</code> – describes how to instantiate the wrapper file</li> <li>• <code>component.v</code> – RAM model wrapper file generated by SYNCORE</li> </ul> <p>Note that running the Memory Compiler wizard in the same directory overwrites the existing files.</p>
Filename	Specifies the name of the generated file containing the HDL description of the compiled RAM. Do not use spaces.
Data Width	Is the width of the data you need for the memory. The unit used is the number of bits.
Address Width	Is the address depth you need for the memory. The unit used is the number of bits.
Single Port	When enabled, generates a single-port RAM.

Dual Port	When enabled, generates a dual-port RAM.
Single Clock	When enabled, generates a RAM with a single clock for dual-port configurations.
Separate Clocks for Each Port	When enabled, generates separate clocks for each port in dual-port RAM configurations.

## SYNCore RAM Parameters Pages 2 and 3

The port implementation parameters on pages 2 and 3 are identical, but page 2 applies to Port A (single- and dual-port configurations), and page 3 applies to Port B (dual-port configurations only). The following figure shows the parameters on page 2 for Port A.

**Memory Compiler**

Configuring Port A

How do you want to configure Port A

☒ Read And Write Access ☐ Read Only Access ☐ Write Only Access

Design Options for Port A

☒ Use Write Enable

☒ Register Read Address

☒ Register Outputs

☐ Synchronous Reset

Read Access Options for Port A

☒ Read before Write ☐ Read after Write ☐ No Read on Write

Read and Write Access	Specifies that the port can be accessed by both read and write operations
Read Only Access	Specifies that the port can only be accessed by read operations.
Write Only Access	Specifies that the port can only be accessed by write operations
Use Write Enable	Includes write-enable control. The RAM symbol on the left reflects the selections you make.

---

Register Read Address	Adds registers to the read address lines. The RAM symbol on the left reflects the selections you make.
Register Outputs	Adds registers to the write address lines when you specify separate read/write addressing. The register outputs are always enabled. The RAM symbol on the left reflects the selections you make.
Synchronous Reset	Individually synchronizes the reset signal with the clock when you enable Register Outputs. The RAM symbol on the left reflects the selections you make.
Read before Write	Specifies that the read operation takes place before the write operation for port configurations with both read and write access (Read And Write Access is enabled). For a timing diagram, see <a href="#">Read Before Write, on page 626</a> .
Read after Write	Specifies that the read operation takes place after the write operation for port configurations with both read and write access (Read And Write Access is enabled). For a timing diagram, see <a href="#">Write Before Read, on page 627</a> .
No Read on Write	Specifies that no read operation takes place when there is a write operation for port configurations with both read and write access (Read And Write Access is enabled). For a timing diagram, see <a href="#">No Read on Write, on page 628</a> .

---

## SYNCore Byte-Enable RAM Wizard

The following describes the parameters you can set in the byte-enable RAM wizard, which opens when you select `byte_en_ram`.

- [SYNCore Byte-Enable RAM Parameters Page 1, on page 228](#)
- [SYNCore Byte-Enable RAM Parameters Pages 2 and 3, on page 230](#)

### SYNCore Byte-Enable RAM Parameters Page 1

**Byte Enable Ram Compiler**

Component Name

Directory

File Name

Memory Size

Address Width  Valid Range 1...256

Data Width  valid range 1..256

Write Enable Width  Valid Range 1...256

How will you be using the RAM?

☒ Single Port ☐ Dual Port



Component Name	Specifies the name of the component. This is the name that you instantiate in your design file to create an instance of the SYNCORE byte-enable RAM in your design. Do not use spaces.
Directory	<p>Specifies the directory where the generated files are stored. Do not use spaces. The following files are created:</p> <ul style="list-style-type: none"> <li>• <code>filelist.txt</code> – lists files written out by SYNCORE</li> <li>• <code>options.txt</code> – lists the options selected in SYNCORE</li> <li>• <code>readme.txt</code> – contains a brief description and known issues</li> <li>• <code>syncore_be_ram_sdp.v</code> – SystemVerilog library file required to generate single or simple dual-port, byte-enable RAM model</li> <li>• <code>syncore_be_ram_tdp.v</code> – SystemVerilog library file required to generate true dual-port byte-enable RAM model</li> <li>• <code>testbench.v</code> – Verilog testbench file for testing the byte-enable RAM model</li> <li>• <code>instantiation_file.vin</code> – describes how to instantiate the wrapper file</li> <li>• <code>component.v</code> – Byte-enable RAM model wrapper file generated by SYNCORE</li> </ul> <p>Note that running the byte-enable RAM wizard in the same directory overwrites the existing files.</p>
Filename	Specifies the name of the generated file containing the HDL description of the compiled byte-enable RAM. Do not use spaces.
Address Width	Specifies the address depth for Ports A and B. The unit used is the number of bits; the default is 2.
Data Width	Specifies the width of the data for Ports A and B. The unit used is the number of bits; the default is 2.
Write Enable Width	Specifies the write enable width for Ports A and B. The unit used is the number of byte enables; the default is 2, the maximum is 4.
Single Port	When enabled, generates a single-port, byte-enable RAM (automatically enables single clock).
Dual Port	When enabled, generates a dual-port, byte-enable RAM (automatically enables separate clocks for each port).

## SYNCore Byte-Enable RAM Parameters Pages 2 and 3

The port implementation parameters on pages 2 and 3 are identical, but page 2 applies to Port A (single- and dual-port configurations), and page 3 applies to Port B (dual-port configurations only). The following figure shows the parameters on page 2 for Port A.

Read and Write Access	Specifies that the port can be accessed by both read and write operations (only mode allowed for single-port configurations).
Read Only Access	Specifies that the port can only be accessed by read operations (dual-port mode only).
Write Only Access	Specifies that the port can only be accessed by write operations (dual-port mode only).
Register address bus AddrA/B	Adds registers to the read address lines.
Register output data bus RdDataA/B	Adds registers to the read data lines. By default, the read data register is enabled.

Reset for RdDataA/B	<p>Specifies the reset type for registered read data:</p> <ul style="list-style-type: none"> <li>Reset type is synchronous when Reset for RdDataA/B is enabled</li> <li>Reset type is no reset when Reset for RdDataA/B is disabled</li> </ul>
Specify output data on reset	<p>Specifies reset value for registered read data (applies only when RdDataA/B is enabled):</p> <ul style="list-style-type: none"> <li>Default value of '1' for all bits – sets read data to all 1's on reset</li> <li>Specify Reset value for RdDataA/B – specifies reset value for read data; when enabled, value is entered in adjacent field.</li> </ul>
Write Enable for Port A/B	<p>Specifies the write enable level for Port A/B. Default is Active High.</p>

## SYNCore ROM Wizard

The following describe the parameters you can set in the ROM wizard, which opens when you select `rom_model`:

- [SYNCore ROM Parameters Page 1, on page 232](#)
- [SYNCore ROM Parameters Pages 2 and 3, on page 233](#)
- [SYNCore ROM Parameters Page 4, on page 235](#)

## SYNCore ROM Parameters Page 1

Component Name	<input type="text" value="BankDecodeROM2"/>		
Directory	<input type="text" value="C:/majie/dsgns"/>	<input type="button" value="Browse..."/>	
File Name	<input type="text" value="bdrom2.v"/>	<input type="button" value="Browse..."/>	
ROM Size			
Read Data width	<input type="text" value="8"/>	Valid Range 1..256	
ROM address width	<input type="text" value="10"/>	Valid Range 2..256	
Configuring the ROM			
<input checked="" type="radio"/> Single Port Rom <input type="radio"/> Dual Port Rom			

Component Name	Specifies the name of the component. This is the name that you instantiate in your design file to create an instance of the SYNCore ROM in your design. Do not use spaces.
Directory	Specifies the directory where the generated files are stored. Do not use spaces. The following files are created: filelist.txt – lists files written out by SYNCore options.txt – lists the options selected in SYNCore readme.txt – contains a brief description and known issues syncore_rom.v – Verilog library file required to generate ROM model testbench.v – Verilog testbench file for testing the ROM model instantiation_file.vin – describes how to instantiate the wrapper file <i>component.v</i> – ROM model wrapper file generated by SYNCore Note that running the ROM wizard in the same directory overwrites the existing files.
File Name	Specifies the name of the generated file containing the HDL description of the compiled ROM. Do not use spaces.
Read Data Width	Specifies the read data width of the ROM. The unit used is the number of bits and ranges from 2 to 256. Default value is 8. The read data width is common to both Port A and Port B. The corresponding file parameter is DATA_WIDTH=n.
ROM address width	Specifies the address depth for the memory. The unit used is the number of bits. Default value is 10. The corresponding file parameter is ADD_WIDTH=n.
Single Port Rom	When enabled, generates a single-port ROM. The corresponding file parameter is CONFIG_PORT="single".
Dual Port Rom	When enabled, generates a dual-port ROM. The corresponding file parameter is CONFIG_PORT="dual".

## SYNCore ROM Parameters Pages 2 and 3

The port implementation parameters on pages 2 and 3 are the same; page 2 applies to Port A (single- and dual-port configurations), and page 3 applies to Port B (dual-port configurations only).

<b>Register address bus AddrA</b>	Used with synchronous ROM configurations to register the read address. When checked, also allows chip enable to be configured.
<b>Register output data bus DataA</b>	Used with synchronous ROM configurations to register the data outputs. When checked, also allows chip enable to be configured.
<b>Asynchronous Reset</b>	Sets the type of reset to asynchronous (Configure Reset Options must be checked). Configuring reset also allows the output data pattern on reset to be defined. The corresponding file parameter is <code>RST_TYPE_A=1/RST_TYPE_B=1</code> .
<b>Synchronous Reset</b>	Sets the type of reset to synchronous (Configure Reset Options must be checked). Configuring reset also allows the output data pattern on reset to be defined. The corresponding file parameter is <code>RST_TYPE_A=0/RST_TYPE_B=0</code> .
<b>Active High Enable</b>	Sets the level of the chip enable to high for synchronous ROM configurations. The corresponding file parameter is <code>EN_SENSE_A=1/EN_SENSE_B=1</code> .

Active Low Enable	Sets the level of the chip enable to low for synchronous ROM configurations. The corresponding file parameter is EN_SENSE_A=0/EN_SENSE_B=0.
Default value of '1' for all bits	Specifies an output data pattern of all 1's on reset. The corresponding file parameter is RST_DATA_A={n{1'b1} }/RST_DATA_B={n{1'b1} }.
Specify reset value for DataA/DataB	Specifies a user-defined output data pattern on reset. The pattern is defined in the adjacent field. The corresponding file parameter is RST_TYPE_A=pattern/RST_TYPE_B=pattern.

## SYNCore ROM Parameters Page 4

Binary	Specifies binary-formatted initialization file.
Hexadecimal	Specifies hexadecimal-formatted initial file.
Initialization File	Specifies path and filename of initialization file. The corresponding file parameter is INIT_FILE=" <i>filename</i> ".

## SYNCore Adder/Subtractor Wizard

The following describe the parameters you can set in the adder/subtractor wizard, which opens when you select addsub\_model:

- [SYNCore Adder/Subtractor Parameters Page 1, on page 236](#)
- [SYNCore Adder/Subtractor Parameters Page 2, on page 237](#)

## SYNCore Adder/Subtractor Parameters Page 1

Component Name:

Directory:

File Name:

Configure the Mode of Operation

☐ Adder

☐ Subtractor

☒ Adder/Subtractor

Component Name	Specifies a name for the adder/subtractor. This is the name that you instantiate in your design file to create an instance of the SYNCore adder/subtractor in your design. Do not use spaces.
Directory	<p>Indicates the directory where the generated files will be stored. Do not use spaces. The following files are created:</p> <ul style="list-style-type: none"> <li>• <code>filelist.txt</code> – lists files written out by SYNCore</li> <li>• <code>options.txt</code> – lists the options selected in SYNCore</li> <li>• <code>readme.txt</code> – contains a brief description and known issues</li> <li>• <code>syncore_ADDnSUB.v</code> – Verilog library file required to generate adder/subtractor model</li> <li>• <code>testbench.v</code> – Verilog testbench file for testing the adder/subtractor model</li> <li>• <code>instantiation_file.vin</code> – describes how to instantiate the wrapper file</li> <li>• <code>component.v</code> – adder/subtractor model wrapper file generated by SYNCore</li> </ul> <p>Note that running the wizard in the same directory overwrites any existing files.</p>
Filename	Specifies the name of the generated file containing the HDL description of the generated adder/subtractor. Do not use spaces.



Adder	When enabled, generates an adder (the corresponding file parameter is ADD_N_SUB ="ADD")
Subtractor	When enabled, generates a subtractor (the corresponding file parameter is ADD_N_SUB ="SUB")
Adder/Subtractor	When enabled, generates a dynamic adder/subtractor (the corresponding file parameter is ADD_N_SUB ="DYNAMIC")

## SYNCore Adder/Subtractor Parameters Page 2

Input and Output Ports Configurations

Configure Port A

Port A Width

☒ Register Input A

☒ Clock Enable for Register A ☒ Reset for Register A

Configure Port B

☐ Constant Value Input ☒ Enable Port B

Constant Value/Port B Width

☒ Register Input B

☒ Clock Enable for Register B ☒ Reset for Register B

Configure Output Port

Output port Width

☒ Register output PortOut

☒ Clock Enable for Register PortOut ☒ Reset for Register PortOut

Configure Reset type for all Reset Signals

☐ Synchronous Reset ☒ Asynchronous Reset

Port A Width	Specifies the width of port A (the corresponding file parameter is PORT_A_WIDTH=n)
Register Input A	Used with synchronous adder/subtractor configurations to register port A. When checked, also allows clock enable and reset to be configured (the corresponding file parameter is PORTA_PIPELINE_STAGE='0' or '1')
Clock Enable for Register A	Specifies the enable for port A register
Reset for Register A	Specifies the reset for port A register
Constant Value Input	Specifies port B as a constant input when checked and allows you to enter a constant value in the Constant Value/Port B Width field (the corresponding file parameter is CONSTANT_PORT ='0')
Enable Port B	Specifies port B as an input when checked and allows you to enter a port B width in the Constant Value/Port B Width field (the corresponding file parameter is CONSTANT_PORT ='1')
Constant Value/Port B Width	Specifies either a constant value or port B width depending on Constant Value Input and Enable Port B selection (the corresponding file parameters are CONSTANT_VALUE= n or PORT_B_WIDTH=n)
Register Input B	Used with synchronous adder/subtractor configurations to register port B. When checked, also allows clock enable and reset to be configured (the corresponding file parameter is PORTB_PIPELINE_STAGE='0' or '1')
Clock Enable for Register B	Specifies the enable for the port B register
Reset for Register B	Specifies the reset for the port B register
Output port Width	Specifies the width of the output port (the corresponding file parameter is PORT_OUT_WIDTH=n)
Register output PortOut	Used with synchronous adder/subtractor configurations to register the output port. When checked, also allows clock enable and reset to be configured (the corresponding file parameter is PORTOUT_PIPELINE_STAGE='0' or '1')
Clock Enable for Register PortOut	Specifies the enable for the output port register


Reset for Register PortOut	Specifies the reset for the output port register
Synchronous Reset	Sets the type of reset to synchronous (the corresponding file parameter is RESET_TYPE='0')
Asynchronous Reset	Sets the type of reset to asynchronous (the corresponding file parameter is RESET_TYPE='1')

## SYNCore Counter Wizard

The following describe the parameters you can set in the ROM wizard, which opens when you select counter\_model:

- [SYNCore Counter Parameters Page 1, on page 239](#)
- [SYNCore Counter Parameters Page 2, on page 241](#)

### SYNCore Counter Parameters Page 1



Component Name

Directory

File Name

Configure the Counter Parameters

Width of Counter

Counter Step Value

Configure the Mode of Counter

☐ Up Counter

☐ Down Counter

☒ UpDown Counter

Component Name	Specifies a name for the counter. This is the name that you instantiate in your design file to create an instance of the SYNCORE counter in your design. Do not use spaces.
Directory	<p>Indicates the directory where the generated files will be stored. Do not use spaces. The following files are created:</p> <ul style="list-style-type: none"> <li>• <code>filelist.txt</code> – lists files written out by SYNCORE</li> <li>• <code>options.txt</code> – lists the options selected in SYNCORE</li> <li>• <code>readme.txt</code> – contains a brief description and known issues</li> <li>• <code>syncore_counter.v</code> – Verilog library file required to generate counter model</li> <li>• <code>testbench.v</code> – Verilog testbench file for testing the counter model</li> <li>• <code>instantiation_file.vin</code> – describes how to instantiate the wrapper file</li> <li>• <code>component.v</code> – counter model wrapper file generated by SYNCORE</li> </ul> <p>Note that running the wizard in the same directory overwrites any existing files.</p>
Filename	Specifies the name of the generated file containing the HDL description of the generated counter. Do not use spaces.
Width of Counter	Determines the counter width (the corresponding file parameter is <code>COUNT_WIDTH=n</code> ).
Counter Step Value	Determines the counter step value (the corresponding file parameter is <code>STEP=n</code> ).
Up Counter	Specifies an up counter (the default) configuration (the corresponding file parameter is <code>MODE=Up</code> ).
Down Counter	Specifies a down counter configuration (the corresponding file parameter is <code>MODE=Down</code> ).
UpDown Counter	Specifies a dynamic up/down counter configuration (the corresponding file parameter is <code>MODE=Dynamic</code> ).

## SYNCore Counter Parameters Page 2

Additional Configurations

Configure Load options

☒ Enable Load option

Configure Load Value

☐ Load Constant Value

Load Value for constant load option

☒ Use the port PortLoadValue to load Value

Configure Reset type

☒ Synchronous Reset ☐ Asynchronous Reset

Enable Load option	Enables the load options
Load Constant Value	Load the constant value specified in the Load Value for constant load option field; (the corresponding file parameter is LOAD=1).
Load Value for constant load option	The constant value to be loaded.
Use the port PortLoadValue to load Value	Loads variable value from PortLoadValue (the corresponding file parameter is LOAD=2).
Synchronous Reset	Specifies a synchronous (the default) reset input (the corresponding file parameter is MODE=0).
Asynchronous Reset	Specifies an asynchronous reset input (the corresponding file parameter is MODE=1).

## Configure and Launch VCS Simulator Command

The Configure and Launch VCS Simulator command enables you to launch VCS simulation from within the Synopsys FPGA synthesis tools. Additionally, configuration information, such as libraries and options can be specified on the Run VCS Simulator dialog box before running VCS simulation. You can launch this simulation tool from the synthesis tools on Linux platforms only.


For a step-by-step procedure on setting up and launching this tool, see [Simulating with the VCS Tool, on page 500](#) in the *User Guide*.

The Run VCS *SimulationType* Simulation dialog box contains unique pages for specific tasks, such as specifying simulation type, VCS options, and libraries or test bench files. From this dialog box:

- Choose a category, which simplifies the data input for each task.
- A task marked with (✓) means that data has automatically been filled in; however, an (✗) requires that data must be filled in.
- You are prompted to save, after cancelling changes made in the dialog box.

### Simulation Type

The following dialog box displays the Simulation Type task.



The Run VCS Simulator dialog box contains the following options:


Command	Description
Choose a Category Simulation Type	<p>Select Simulation Type and choose the type of simulation to run:</p> <ul style="list-style-type: none"> <li>• Pre-synthesis – RTL simulation</li> <li>• Post-synthesis – Post-synthesis netlist simulation</li> <li>• Post-P&amp;R – Post-P&amp;R netlist simulation</li> </ul> <p>See <a href="#">Simulation Type, on page 242</a> to view the dialog box.</p>
Choose a Category Top Level Module	<p>Select Top Level Module and specify the top-level VCS module or modules for simulation. You can use any combination of the semi-colon (;), comma (,), or a space to separate multiple top-level modules.</p> <p>See <a href="#">Top Level Module, on page 246</a> to view the dialog box.</p>
Choose a Category VCS Options	<p>Select VCS Options and specify options for each VCS step:</p> <ul style="list-style-type: none"> <li>• Verilog compiler – VLOGAN command options for compiling and analyzing Verilog, like the -q option</li> <li>• VHDL compiler – VHDLAN options for compiling and analyzing VHDL</li> <li>• Elaboration – VCS command options. The default setting is -debug_all.</li> <li>• Simulation – SIMV command options. The default setting is -gui.</li> </ul> <p>The default settings use the FPGA version of VCS and open the VCS GUI for the debugger (DBE) and the waveform viewer.</p> <p>See <a href="#">VCS Options, on page 246</a> to view the dialog box.</p>
Choose a Category Libraries	<p>Select Libraries and specify library files typically used for Post-synthesis or Post-P&amp;R simulation. These library files are automatically populated in the display window. You can choose to:</p> <ul style="list-style-type: none"> <li>• Add a library</li> <li>• Edit the selected library</li> <li>• Remove the selected library</li> </ul> <p>See <a href="#">Libraries, on page 247</a> and <a href="#">Changing Library and Test Bench Files, on page 249</a> for more information.</p>



Command	Description
Choose a Category Test Bench Files	<p>Select Test Bench Files and specify the test bench files typically used for Post-synthesis or Post-P&amp;R simulation. These test bench files are automatically populated in the display window. You can choose to:</p> <ul style="list-style-type: none"><li>• Add a test bench file</li><li>• Edit the selected test bench file</li><li>• Remove the selected test bench file</li></ul> <p>See <a href="#">Test Bench Files, on page 248</a> and <a href="#">Changing Library and Test Bench Files, on page 249</a> for more information.</p>
Choose a Category Run Directory	<p>Select Run Directory and specify the results directory to run the VCS simulation.</p> <p>See <a href="#">Run Directory, on page 248</a> to view the dialog box.</p>
Choose a Category Post P&R Netlist	<p>Select Post P&amp;R Netlist and specify the post place-and-route netlist to run the VCS simulation.</p> <p>See <a href="#">Post P&amp;R Netlist, on page 249</a> to view the dialog box.</p>
Run	Runs VCS simulation.
View Script	View the script file with the specified VCS commands and options before generating it. For an example, see <a href="#">VCS Script File, on page 251</a> .
Load From	Use this option to load an existing VCS script.
Save As	Generates the VCS script. The tool generates the XML script in the directory specified.
Restore Defaults	Restores all the default VCS settings.


## Top Level Module

The following dialog box displays the Top Level Module task.




## VCS Options

The following dialog box displays the VCS Options task.




## Vendor Version

The following dialog box displays the Vendor Versions task.




## Libraries

The following dialog box displays the Libraries task.




## Test Bench Files

The following dialog box displays the Test Bench Files task.




## Run Directory

The following dialog box displays the Run Directory task.




## Post P&R Netlist

The following dialog box displays the Post P&R Netlist task.




## Changing Library and Test Bench Files

You can add Post-synthesis or Post place-and-route library files and test bench files before you launch the VCS simulator. For example, specify options on the following dialog box.




You can also edit library files and test bench files before you launch the VCS simulator. For example: specify options on the following dialog box.



## VCS Script File

When you select the VCS Script button on the Run VCS Simulator dialog box, you can view the VCS script generated by the synthesis software for this VCS run. You can also save this VCS script to a file by clicking on Save a Copy.



The screenshot shows a window titled "VCS Script" with a text area containing a shell script. The script is a VCS script generated to simulate a Synplify Premier project. It includes comments about the project path, generation date, and version. The script sets up directories for work and synplify, and then runs the VCS simulator with specific options for the project and bench files. At the bottom of the window, there are three buttons: "Close", "Refresh", and "Save a Copy...".

```
#!/bin/sh -x
# VCS script generated to simulate Synplify Premier with Design Planner project:
# C:\designs\cydone_ver\test.prj
# Generated Tue Oct 20 08:46:16 2009
# D-2009.12
# Synopsys, Inc.

## mkdirs
if [ ! -d work ]; then mkdir work; fi;
if [ ! -d synplify ]; then mkdir synplify; fi;

$VCS_HOME/bin/vlogan +v2k -fpga -work work C:\designs\cydone_ver\test.vm
$VCS_HOME/bin/vlogan +v2k -fpga -work work C:\designs\cydone_ver\testbench_pos.v +incdir+..\ +v2k

$VCS_HOME/bin/vcs -debug -all work:test_bench
./simv -gui
```

## Analysis Menu


When you synthesize a design, a default timing report is automatically written to the log file (*projectName.srr*), located in the results directory. This report provides a clock summary, I/O timing summary, and detailed critical path information for the design. However, you can also generate a custom timing report that provides more information than the default report (specific paths or more than five paths) or one that provides timing based on additional analysis constraint files without rerunning synthesis.

Command	Description
Timing Analyst	<p>Displays the Timing Report Generation dialog box to specify parameters for a stand-alone customized report. See <a href="#">Timing Report Generation Parameters, on page 253</a> for information on setting these options, and <a href="#">Analyzing Timing in Schematic Views, on page 270</a> in the <i>User Guide</i> for more information.</p> <p>If you click OK in the dialog box, the specified parameters are saved to a file. To run the report, click Generate. The report is created using your specified parameters.</p>
Generate Timing	<p>Generates and displays a report using the timing option parameters specified above. See the following:</p> <ul style="list-style-type: none"><li>• <a href="#">Generating Custom Timing Reports with STA, on page 277</a> for specifics on how to run this report.</li><li>• <a href="#">Timing Report Generation Parameters, on page 253</a> for information on setting parameters for the report. This includes information on filtering and options for running backannotation data and power consumption reports.</li></ul>



## Timing Report Generation Parameters

You can use the Analysis->Timing Analyst command to specify parameters for a stand-alone timing report. See [Timing Reports, on page 263](#) for information on the file contents.



The **Timing Report Generation** dialog box is used to configure parameters for a timing report. It includes sections for filters, output files, and constraint files.

**Filters**

- From:
- Through:
- To:
- ☐ Generate Asynchronous Clock Report
  - Async Clock Report File:
- ☒ Limit Number of Critical Start/End Points To:
- ☒ Limit Number of Paths To:
- ☐ Enable Slack Margin (ns):
- ☒ Open Report ☒ Open Schematic

**Output Files**

- Timing Analyzer Result File:
- ☐ SRM File:

**Constraint Files**

Sel	File
-----	------

The following table provides brief descriptions of the parameters for running a stand-alone timing report.

Timing Report Option	Description
From or To	<p>Specifies the starting (From) or ending (To) point of the path for one or more objects. It must be a timing start point (From) or end (To) point for each object. Use this option in combination with the others in the Filters section of the dialog box. See <a href="#">Combining Path Filters for the Timing Analyzer, on page 258</a> for examples of using filters.</p> <p>Tcl equivalent: <b>set_option -reporting_filter "-from {object1} -to {object2}"</b></p>
Through	<p>Reports all paths through the specified point or list of objects. See for more information on using this filter. Use this option in combination with the others in the Filters section of the dialog box. See the following for additional information:</p> <ul style="list-style-type: none"> <li>• <a href="#">Timing Analyzer Through Points, on page 256</a></li> <li>• <a href="#">Combining Path Filters for the Timing Analyzer, on page 258</a></li> </ul> <p>Tcl equivalent: <b>set_option -reporting_filter "-from {object1} -to {object2} -through {object3}"</b></p>
Generate Asynchronous Clock Report	<p>Generates a report for paths that cross between clock groups. Generally paths in different clock groups are automatically handled as false paths. This option provides a file that contains information on each of the paths and can be viewed in a spreadsheet. This file is in the results directory (<i>projectName_async_clk.rpt.csv</i>). For details on the report, see <a href="#">Asynchronous Clock Report, on page 270</a>.</p> <p>Tcl equivalent: <b>set_option -reporting_async_clock 0 1</b></p>
Limit Number of Critical Start/End Points	<p>Specifies the maximum number of start/end paths to display for critical paths in the design. The default is 5. Use this option in combination with the others in the Filters section of the dialog box.</p> <p>Tcl equivalent: <b>set_option -num_startend_points numberOfPaths</b></p>
Limit Number of Paths to	<p>Specifies the maximum number of paths to report. The default is 5. If you leave this field blank, all paths in the design are reported. Use this option in combination with the others in the Filters section of the dialog box.</p> <p>Tcl equivalent: <b>set_option -reporting_number_paths numberOfPaths</b></p>

Timing Report Option	Description
Enable Slack Margin (ns)	Limits the report to paths within the specified distance of the critical path. Use this option in combination with the others in the Filters section of the dialog box. Tcl equivalent: <b>set_option -reporting_margin slackValue</b>
Open Report	When enabled, clicking the Generate button opens the Text Editor on the generated custom timing report specified in the timing report file (ta).
Open Schematic	When enabled, clicking the Generate button opens a Technology view showing the netlist specified in the timing report netlist file (srm). Tcl equivalent: <b>set_option -reporting_output_srm 0 1</b>
Output Files	Displays the name of the generated report: <ul style="list-style-type: none"> <li>• Async Clock Report File contains the spreadsheet data for the asynchronous clock report. This file is not automatically opened when report generation is complete. You can locate this file in the results directory. Default name is <i>projectName_async_clk.rpt.csv</i> (name cannot be changed).</li> <li>• Timing Analyst Results File is the standard timing report file, located in the Implementation Results directory. The file is also listed in the Project view. Default filename is <i>projectName.ta</i>.</li> </ul> Tcl equivalent: <b>set_option -reporting_async_clock 0 1</b> <ul style="list-style-type: none"> <li>• SRM File updates the Technology view so that you can display the results of the timing updates in the HDL and Physical Analyst tools. The file is also listed in the Project view.</li> </ul> For more details on any of these reports, see <a href="#">Timing Reports, on page 263</a> .
Constraint Files	Enables analysis design constraint files (adc) to be used for stand-alone timing analysis only. See <a href="#">Input Files, on page 248</a> for information on this file.
Generate	Clicking this button generates the specified timing report file and timing view netlist file (srm) if requested, saves the current dialog box entries for subsequent use, then closes the dialog box.

## Timing Analyzer Through Points

You can specify through points for nets (n:), hierarchical ports (t:), or instantiated cell pins (t:). You can specify the through points in two ways:

**OR list** Enter the points as a space-separated list. The points are treated as an OR list and paths are reported if they crosses any of the points in the list. For example, when you type the following, the tool reports paths that pass through points b or c:

```
{n:b n:c}
```

See [Filtering Points: OR List of Through Points, on page 256](#).

**AND list** Enter the points in a product of sums (POS) format. The tool treats them as an AND list, and only reports the path if it passes through all the points in the list. The POS format for the timing report is the same as for timing constraints. The POS format is as follows:

```
{n:b n:c}, {n:d n:e}
```

This constraint translates as follows:

```
b AND d
OR b AND e
OR c AND d
OR c AND e
```

See [Filtering Points: AND List of Through Points, on page 257](#).

See [Defining From/To/Through Points for Timing Exceptions, on page 126](#) in the *User Guide* for more information about specifying through points.

## Filtering Points: OR List of Through Points

This example reports the five worst paths through port bdpol or net aluout. You can enter the through points as a space-separated list (enclosing the list in braces is optional.)

The image shows two versions of the 'Filters' dialog box. The left version has the 'Through' field set to 'p:bdpol n:alu\_cout'. The right version has the 'Through' field set to '{p:bdpol n:aluout}'. In the right version, the 'Limit Number of Critical Start/End Points To' is set to 5, the 'Limit Number of Paths To' is set to 5, 'Open Report' is checked, and 'Open Schematic' is checked.

## Filtering Points: AND List of Through Points

This example reports the five worst paths passing through port bdpol and net aluout. Enclose each list in braces {} and separate the lists with a comma.

The image shows the 'Filters' dialog box with the 'Through' field set to '{p:bdpol},{ n:alu\_cout}'. The 'Limit Number of Critical Start/End Points To' is set to 5, the 'Limit Number of Paths To' is set to 5, 'Open Report' is checked, and 'Open Schematic' is checked.

## Combining Path Filters for the Timing Analyzer

This section describes how to use a combination of path filters to specify what you need and how to specify start and end points for path filtering.

### Number and Slack Path Filters

The Limit Number of Paths To option specifies the maximum number of paths to report and the Enable Slack Margin option limits the report to output only paths that have a slack value that is within the specified value. When you use these two options together, the tighter constraint applies, so that the actual number of paths reported is the minimum of the option with the smallest value. For example, if you set the number of paths to report to 10 and the slack margin for 1 ns, if the design has only five paths within 1 ns of critical, then only five paths are reported (not the 10 worst paths). But if, for example, the design has 15 paths within a 1 ns of critical, only the first 10 are reported.

### From/To/Through Filters

You can specify the from/to points for a path. You can also specify just a from point or just a to point. The from and to points are one or more hierarchical names that specify a port, register, pin on a register, or clock as object (clock alias). Ports and instances can have the same names, so prefix the name with p: for top-level port, i: for instance, or t: for hierarchical port or instance pin. However, the c: prefix for clocks is required for paths to be reported.

The timing analyst searches for the from/to objects in the following order: clock, port, bit port, cell (instance), net, and pin. Always use the prefix qualifier to ensure that all expected paths are reported. Remember that the timing analyst stops at the first occurrence of an object match. For buses, all possible paths from the specified start to end points are considered.

You can specify through points for nets, cell pins, or hierarchical ports.

You can simply type in from/to or through points. You can also cut-and-paste or drag-and-drop valid objects from the RTL or Technology views into the appropriate fields on the Timing Report Generation dialog box. Timing analysis requires that constraints use the Tech View name space. Therefore, it is recommended that you cut-and-paste or drag-and-drop objects from the Technology view rather than the RTL view.

This following examples show how to specify start, end or through point combinations for path filtering.

### Filtering Points: Single Register to Single Register

The screenshot shows the 'Filters' dialog box with the following settings:

- From: `i:op_a_reg`
- Through: (empty)
- To: `i:d_out_reg`
- ☒ Limit Number of Critical Start/End Points To:
- ☒ Limit Number of Paths To:
- ☐ Enable Slack Margin (ns):
- ☒ Open Report
- ☒ Open Schematic

### Filtering Points: Clock Object to Single Register

The screenshot shows the 'Filters' dialog box with the following settings:


- From: `c:clk1`
- Through: (empty)
- To: `i:mult_reg`
- ☒ Limit Number of Critical Start/End Points To:
- ☒ Limit Number of Paths To:
- ☐ Enable Slack Margin (ns):
- ☒ Open Report
- ☒ Open Schematic

### Filtering Points: Single Bit of a Bus to Single Register

The screenshot shows the 'Filters' dialog box with the following settings:

- From: `p:op_reg[1]`
- Through: (empty)
- To: `i:mult_reg`
- ☒ Limit Number of Critical Start/End Points To:
- ☒ Limit Number of Paths To:
- ☐ Enable Slack Margin (ns):
- ☒ Open Report
- ☒ Open Schematic


## Filtering Points: Single Bit of a Bus to Single Bit of a Bus



The screenshot shows the 'Filters' dialog box with the following settings:

- From: `p:op_reg[4]`
- Through: (empty)
- To: `p:d_out_reg[6]`
- ☒ Limit Number of Critical Start/End Points To: `5`
- ☒ Limit Number of Paths To: `5`
- ☐ Enable Slack Margin (ns): (empty)
- ☒ Open Report
- ☒ Open Schematic

## Filtering Points: Multiple Bits of a Bus to Multiple Bits of a Bus




The screenshot shows the 'Filters' dialog box with the following settings:

- From: `p:op_a_reg[7:0]`
- Through: (empty)
- To: `p:d_out_reg[15:0]`
- ☒ Limit Number of Critical Start/End Points To: `5`
- ☒ Limit Number of Paths To: `5`
- ☐ Enable Slack Margin (ns): (empty)
- ☒ Open Report
- ☒ Open Schematic

## Filtering Points: With Hierarchy

This example reports the five worst paths for the net foo:




The screenshot shows the 'Filters' dialog box with the following settings:

- From: `i:nac_core.rxu_fifo.reg`
- Through: (empty)
- To: `i:nac_core.rxu_channel.reg`
- ☒ Limit Number of Critical Start/End Points To: `5`
- ☒ Limit Number of Paths To: `5`
- ☐ Enable Slack Margin (ns): (empty)
- ☒ Open Report
- ☒ Open Schematic



## Filtering Points: Through Point for a Net



Filters

From:

Through:

To:

☒ Limit Number of Critical Start/End Points To:


☒ Limit Number of Paths To:

☐ Enable Slack Margin (ns):

☒ Open Report ☒ Open Schematic

## Filtering Points: Through Point for a Hierarchical Port

This example reports the five worst paths for the hierarchical port bdpol:



Filters

From:

Through:

To:

☒ Limit Number of Critical Start/End Points To:

☒ Limit Number of Paths To:

☐ Enable Slack Margin (ns):

☒ Open Report ☒ Open Schematic

## Examples Using Wildcards

You can use the question mark (?) or asterisk (\*) wildcard characters for object searching and name substitution. These characters work the same way in the synthesis tool environment as in the Linux environment.

## The ? Wildcard


The ? matches single characters. If a design has buses `op_a[7:0]`, `op_b[7:0]`, and `op_c[7:0]`, and you want to filter the paths starting at each of these buses, specify the start points as `op_?[7:0]`. See [Example: ? Wildcard in the Name, on page 262](#) for another example.

## The \* Wildcard

The \* matches a string of characters. In a design with buses `op_a2[7:0]`, `op_b2[7:0]`, and `op_c2[7:0]`, where you want to filter the paths starting at each of these objects, specify the start points as `op_*[7:0]`. The report shows all paths beginning at each of these buses and for all of the bits of each bus. See [Example: \\* Wildcard in the Name \(With Hierarchy\), on page 263](#) and [Example: \\* Wildcard in the Bus Index, on page 263](#) for more examples.

## Example: ? Wildcard in the Name

The ? is not supported in bus indices.



The screenshot shows the 'Filters' dialog box with the following settings:

- From: `op_?[7:0]`
- Through: (empty)
- To: `?_out[15:0]`
- ☒ Limit Number of Critical Start/End Points To: 5
- ☒ Limit Number of Paths To: 5
- ☐ Enable Slack Margin (ns): (empty)
- ☒ Open Report
- ☒ Open Schematic

### Example: \* Wildcard in the Name (With Hierarchy)

This example reports the five worst paths, starting at block rxu\_fifo and ending at block rxu\_channel within module nac\_core. Each register in the design has the characters reg in the name.

The screenshot shows the 'Filters' dialog box with the following settings:

- From: `na_core.*rxu_fifo*.reg*`
- Through: (empty)
- To: `na_core.*rxu_channel*.reg*`
- ☒ Limit Number of Critical Start/End Points To:
- ☒ Limit Number of Paths To:
- ☐ Enable Slack Margin (ns):
- ☒ Open Report
- ☒ Open Schematic

### Example: \* Wildcard in the Bus Index

This example reports the five worst paths, starting at op\_b, and ending at d\_out, taking into account all bits on these buses.

The screenshot shows the 'Filters' dialog box with the following settings:

- From: `op_b[*]`
- Through: (empty)
- To: `d_out[*]`
- ☒ Limit Number of Critical Start/End Points To:
- ☒ Limit Number of Paths To:
- ☐ Enable Slack Margin (ns):
- ☒ Open Report
- ☒ Open Schematic

# HDL Analyst Menu

In the Project View, the HDL Analyst menu contains commands that provide project analysis in the following views:

- [RTL View](#)
- [Technology View](#)



This section describes the HDL Analyst menu commands for the RTL and Technology views. Commands may be disabled (grayed out), depending on the current context. Generally, the commands enabled in any context reflect those available in the corresponding popup menus. The descriptions in the table indicate when commands are context-dependent. For explanations about the terms used in the table, such as filtered and unfiltered, transparent and opaque, see [Filtered and Unfiltered Schematic Views, on page 106](#) and [Transparent and Opaque Display of Hierarchical Instances, on page 111](#). For procedures on using the HDL Analyst tool, see [Analyzing With the HDL Analyst Tool, on page 247](#) of the *User Guide*.

For ease of use, the commands have been divided into sections that correspond to the divisions in the HDL Analyst menu.

- [HDL Analyst Menu: RTL and Technology View Submenus, on page 264](#)
- [HDL Analyst Menu: Hierarchical and Current Level Submenus, on page 265](#)
- [HDL Analyst Menu: Filtering and Flattening Commands, on page 267](#)
- [HDL Analyst Menu: Timing Commands, on page 271](#)
- [HDL Analyst Menu: Analysis Commands, on page 271](#)
- [HDL Analyst Menu: Selection Commands, on page 275](#)
- [HDL Analyst Menu: FSM Commands, on page 275](#)

## HDL Analyst Menu: RTL and Technology View Submenus

This table describes the commands that appear on the HDL Analyst->RTL and HDL Analyst->Technology submenus when the RTL or Technology View is active. For procedures on using these commands, see [Analyzing With the HDL Analyst Tool, on page 247](#) of the *User Guide*.

HDL Analyst Command	Description
 RTL->Hierarchical View	Opens a new, hierarchical RTL view. The schematic is unfiltered.
RTL->Flattened View	Opens a new RTL view of your entire design, with a flattened, unfiltered schematic at the level of generic logic cells. See <a href="#">Usage Notes for Flattening, on page 269</a> for some usage tips.
 Technology->Hierarchical View	Opens a new, hierarchical Technology view. The schematic is unfiltered.
Technology->Flattened View	Creates a new Technology view of your entire design, with a flattened, unfiltered schematic at the level of technology cells. See <a href="#">Usage Notes for Flattening, on page 269</a> for tips about flattening.
Technology->Flattened to Gates View	Creates a new Technology view of your entire design, with a flattened, unfiltered schematic at the level of Boolean logic gates. See <a href="#">Usage Notes for Flattening, on page 269</a> for tips about flattening.
Technology->Hierarchical Critical Path	Creates a new Technology view of your design, with a hierarchical, <i>filtered</i> schematic showing only the instances and paths whose slack times are within the slack margin you specified in the Slack Margin dialog. This command automatically enables HDL Analyst->Show Timing Information.
Technology->Flattened Critical Path	Creates a new Technology view of your design, with a flattened, <i>filtered</i> schematic showing only the instances and paths whose slack times are within the slack margin you specified in the Slack Margin dialog. This command automatically enables HDL Analyst->Show Timing Information.  See <a href="#">Usage Notes for Flattening, on page 269</a> for tips about flattening.

## HDL Analyst Menu: Hierarchical and Current Level Submenus


This table describes the commands on the HDL Analyst->Hierarchical and HDL Analyst->Current Level submenus. For procedures on using these commands, see [Analyzing With the HDL Analyst Tool, on page 247](#) of the *User Guide*.

HDL Analyst Command	Description
Hierarchical->Expand	<p>Expands paths from selected pins and/or ports up to the nearest objects on any hierarchical level, according to pin/port directions. The result is a <i>filtered</i> schematic. Operates hierarchically, on lower schematic levels as well as the current level.</p> <p>Successive Expand commands expand the paths further, based on the new current selection.</p>
Hierarchical->Expand to Register/Port	<p>Expands paths from selected pins and/or ports, in the port/pin direction, up to the next register, port, or black box. The result is a <i>filtered</i> schematic. Operates hierarchically, on lower schematic levels as well as the current level.</p>
Hierarchical->Expand Paths	<p>Shows all logic, on any hierarchical level, between two or more selected instances, pins, or ports. The result is a <i>filtered</i> schematic. Operates hierarchically, on lower schematic levels as well as the current level.</p>
Hierarchical->Expand Inwards	<p>Expands within the hierarchy of an instance, from the lower-level ports that correspond to the selected pins, to the nearest objects and no further. The result is a <i>filtered</i> schematic. Operates hierarchically, on lower schematic levels as well as the current level.</p>
Hierarchical->Goto Net Driver	<p>Displays the unfiltered schematic sheet that contains the net driver for the selected net. Operates hierarchically, on lower schematic levels as well as the current level.</p>
Hierarchical->Select Net Driver	<p>Selects the driver for the selected net. The result is a <i>filtered</i> schematic. Operates hierarchically, on lower schematic levels as well as the current level.</p>
Hierarchical->Select Net Instances	<p>Selects instances connected to the selected net. The result is a <i>filtered</i> schematic. Operates hierarchically, on lower schematic levels as well as the current level.</p>
Current Level->Expand	<p>Expands paths from selected pins and/or ports up to the nearest objects on the current level, according to pin/port directions. The result is a <i>filtered</i> schematic. Limited to all sheets on the current schematic level. This command is only available if a HDL Analyst view is open.</p> <p>Successive Expand commands expand the paths further, based on the new current selection.</p>

HDL Analyst Command	Description
Current Level->Expand to Register/Port	Expands paths from selected pins and/or ports, according to the pin/port direction, up to the next register, ports, or black box on the current level. The result is a <i>filtered</i> schematic. Limited to all sheets on the current schematic level.
Current Level->Expand Paths	Shows all logic on the current level between two or more selected instances, pins, or ports. The result is a <i>filtered</i> schematic. Limited to the current schematic level (all sheets).
Current Level->Goto Net Driver	Displays the unfiltered schematic sheet that contains the net driver for the selected net. Limited to all sheets on the current schematic level.
Current Level->Select Net Driver	Selects the driver for the selected net. The result is a <i>filtered</i> schematic. Limited to all sheets on the current schematic level.
Current Level->Select Net Instances	Selects instances on the current level that are connected to the selected net. The result is a <i>filtered</i> schematic. Limited to all sheets on the current schematic level.

## HDL Analyst Menu: Filtering and Flattening Commands

This table describes the filtering and flattening commands on the HDL Analyst menu. For procedures on filtering and flattening, see [Analyzing With the HDL Analyst Tool, on page 247](#) of the *User Guide*.

HDL Analyst Command	Description
 Filter Schematic	Filters your entire design to show only the selected objects. The result is a <i>filtered</i> schematic. For more information about using this command, see <a href="#">Filtering Schematics, on page 251</a> of the <i>User Guide</i> . This command is only available with an open HDL Analyst view.

---

**HDL Analyst Command    Description**

---

**Flatten Current Schematic  
(Unfiltered Schematic)**

In an unfiltered schematic, the command flattens the current schematic, at the current level and all levels below. In an RTL view, the result is at the generic logic level. In a Technology view, the result is at the technology-cell level. See the next table entry for information about flattening a filtered schematic.

This command does not do the following:

- Flatten your entire design (unless the current level is the top level)
- Open a new view window
- Take into account the number of Dissolve Levels defined in the Schematic Options dialog box.

See [Usage Notes for Flattening, on page 269](#) for tips.

---



---

HDL Analyst Command	Description
---------------------	-------------

---

Flatten Current Schematic (Filtered Schematic)	<p>In a filtered schematic, flattening is a two-step process:</p> <ul style="list-style-type: none"> <li>• Only unhidden transparent instances (including nested ones) are flattened in place, in the context of the entire design. Opaque and hidden hierarchical instances remain hierarchical. The effect of this command is that all hollow boxes with pale yellow borders are removed from the schematic, leaving only what was displayed inside them.</li> <li>• The original filtering is restored.</li> </ul> <p>In an RTL view, the result is at the generic logic level. In a Technology view, the result is at the technology-cell level. This command does not do the following:</p> <ul style="list-style-type: none"> <li>• Flatten everything inside a transparent instance. It only flattens transparent instances and any nested transparent instances they contain.</li> <li>• Open a new view window</li> <li>• Take into account the number of Dissolve Levels defined in the Schematic Options dialog box.</li> </ul> <p>See <a href="#">Usage Notes for Flattening, on page 269</a> for usage tips.</p>
---	---

---

Unflatten Current Schematic	<p>Undoes any flattening operations and returns you to the original schematic, as it was before flattening and any filtering.</p> <p>This command is available only if you have explicitly flattened a hierarchical schematic using HDL Analyst-&gt;Flatten Current Schematic, for example. It is not available for flattened schematics created directly with the RTL and Technology submenus of the HDL Analyst menu.</p>
-----------------------------	---

---

## Usage Notes for Flattening

It is usually more memory-efficient to flatten only parts of your design, as needed. The following are a few tips for flattening designs with different commands. For detailed procedures, see [Flattening Schematic Hierarchy, on page 259](#) of the *User Guide*.

**RTL/Technology->Flattened View Commands**

---

- Use Flatten Current Schematic to flatten only the current hierarchical level and below.
- Flatten selected hierarchical instances with Dissolve Instances (followed by Flatten Current Schematic, if the schematic is filtered).
- To make hierarchical instances transparent without flattening them, use Dissolve Instances in a filtered schematic. This shows their details nested inside the instances.

**Flatten Current Schematic Command (Unfiltered View)**

---

- Flatten selected hierarchical instances with Dissolve Instances.
- To see the lower-level logic inside a hierarchical instance, push into it instead of flattening.
- Selectively flatten your design by hiding the instances you do not need, flattening, and then unhiding the instances.
- Flattening erases the history of displayed sheets for the current view. You can no longer use View->Back. You can, however, use UnFlatten Schematic to get an unflattened view of the design.


**Flatten Current Schematic Command (Filtered View)**

---

- Flatten selected hierarchical instances with Dissolve Instances, followed by Flatten Current Schematic.
  - Selectively flatten your design by hiding the instances you do not need, flattening, and then unhiding the instances.
  - Flattening erases the history of displayed sheets for the current view. You can no longer use View->Back. You can do the following:
  - Use View->Back for a view of the transparent instance flattened in the context of the entire design. This is the view generated after step 1 of the two-step flattening process described above. Use UnFlatten Schematic to get an unflattened view of the design.
-

## HDL Analyst Menu: Timing Commands

This table describes the timing commands on the HDL Analyst menu. For procedures on using the timing commands, see [Analyzing With the HDL Analyst Tool, on page 247](#) of the *User Guide*.

HDL Analyst Command	Description
Set Slack Margin	Displays the Slack Margin dialog box, where you set the slack margin. HDL Analyst->Show Critical Path displays only those instances whose slack times are worse than the limit set here. Available only in a Technology view.
 Show Critical Path	Filters your entire design to show only the instances and paths whose slack times exceed the slack margin set with Set Slack Margin, above. The result is flat if the entire design was already flat. This command also enables Show Timing Information (see below). Available only in a Technology view.
Show Timing Information	When enabled, Technology view schematics are annotated with timing numbers above each instance. The first number is the cumulative path delay; the second is the slack time of the worst path through the instance. Negative slack indicates that timing has not met requirements. Available only in a Technology view. For more information, see <a href="#">Viewing Timing Information, on page 270</a> on the <i>User Guide</i> .

## HDL Analyst Menu: Analysis Commands

This table describes the analysis commands on the HDL Analyst menu. For procedures on using the analysis commands, see [Analyzing With the HDL Analyst Tool, on page 247](#) of the *User Guide*.

HDL Analyst Command	Description
Isolate Paths	<p>Filters the current schematic to display only paths associated with all the pins of the selected instances. The paths follow the pin direction (from output to input pins), up to the next register, black box, port, or hierarchical instance.</p> <p>If the selected objects include ports and/or pins on unselected instances, the result also includes paths associated with those selected objects.</p> <p>The range of the operation is all sheets of a filtered schematic or just the current sheet of an unfiltered schematic. The result is always a filtered schematic.</p> <p>In contrast to the Expand operations, which add to what you see, Isolate Paths can only remove objects from the display. While Isolate Paths is similar to Expand to Register/Port, Isolate Paths reduces the display while Expand to Register/Port augments it.</p>
Show Context	<p>Shows the original, unfiltered schematic sheet that contains the selected instance. Available only in a filtered schematic.</p>
Hide Instances	<p>Hides the logic inside the selected hierarchical (non-primitive) instances. This affects only the active HDL Analyst view; the instances are not hidden in other HDL Analyst views.</p> <p>The logic inside hidden instances is not loaded (saving dynamic memory), and it is unrecognized by searching, dissolving, flattening, expansion, and push/pop operations. (Crossprobing does recognize logic inside hidden instances, however.) See <a href="#">Usage Notes for Hiding Instances, on page 274</a> for tips.</p>
Unhide Instances	<p>Undoes the effect of Hide Instances: the selected hidden hierarchical instances become visible (susceptible to loading, searching, dissolving, flattening, expansion, and push/pop operations). This affects only the current HDL Analyst view; the instances are not hidden in other HDL Analyst views.</p>

HDL Analyst Command	Description
Show All Hier Pins	Shows all pins on the selected transparent, non-primitive instances. Available only in a filtered schematic. Normally, transparent instance pins that are connected to logic that has been filtered out are not displayed. This command lets you display these pins that connected to logic that has been filtered out. Pins on primitives are always shown.
Dissolve Instances	Shows the lower-level details of the selected non-hidden hierarchical instances. The number of levels dissolved is determined by the Dissolve Levels value in the HDL Analyst Options dialog box ( <a href="#">HDL Analyst Options Command, on page 289</a> ). For usage tips, see <a href="#">Usage Notes for Dissolving Instances, on page 274</a> .
Dissolve to Gates	<p>Dissolves the selected instances by flattening them to the gate level. This command displays the lower-level hierarchy of selected instances, but it dissolves technology primitives as well as hierarchical instances. Technology primitives are dissolved to generic synthesis symbols. The command is only available in the Technology view.</p> <p>The number of levels dissolved is determined by the Dissolve Levels value in the HDL Analyst Options dialog box (<a href="#">HDL Analyst Options Command, on page 289</a>).</p> <p>Dissolving an instance one level redraws the current sheet, replacing the hierarchical dissolved instance with the logic you would see if you pushed into it using Push/pop mode. Unselected objects or selected hidden instances are not dissolved.</p> <p>The effect of the command varies:</p> <ul style="list-style-type: none"> <li>• In an unfiltered schematic, this command <i>flattens</i> the selected instances. This means the history of displayed sheets is removed. The resulting schematic is unfiltered.</li> <li>• In a filtered schematic, this command makes the selected instances <i>transparent</i>, displaying their internal, lower-level logic inside hollow boxes. History is retained. You can use Flatten Schematic to flatten the transparent instances, if necessary. The resulting schematic is filtered.</li> </ul>

## Usage Notes for Hiding Instances

The following are a few tips for hiding instances. For detailed procedures, see [Flattening Schematic Hierarchy, on page 259](#) of the *User Guide*.

- Hiding hierarchical instances soon after startup can often save memory. After the interior of an instance has been examined (by searching or displaying), it is too late for this savings.
- You can save memory by creating small, temporary working files: File->Save As .srs or .srm files does not save the hidden logic (hidden instances are saved as black boxes). Restarting the synthesis tool and loading such a saved file can often result in significant memory savings.
- You can selectively flatten instances by temporarily hiding all the others, flattening, then unhiding.
- You can limit the range of Edit->Find (see [Find Command \(HDL Analyst\), on page 155](#)) to prevent it looking inside given instances, by temporarily hiding them.

## Usage Notes for Dissolving Instances

Dissolving an instance one level redraws the current sheet, replacing the hierarchical dissolved instance with the logic you would see if you pushed into it using Push/pop mode. Unselected objects or selected hidden instances are not dissolved. For additional information about dissolving instances, see [Flattening Schematic Hierarchy, on page 259](#) of the *User Guide*.

The type (filtered or unfiltered) of the resulting schematic is unchanged from that of the current schematic. However, the effect of the command is different in filtered and unfiltered schematics:

- In an unfiltered schematic, this command flattens the selected instances. This means the history of displayed sheets is removed.
- In a filtered schematic, this command makes the selected instances transparent, displaying their internal, lower-level logic inside hollow boxes. History is retained. You can use Flatten Schematic to flatten the transparent instances, if necessary. This command is only available if an HDL Analyst view is open.

## HDL Analyst Menu: Selection Commands

This table describes the selection commands on the HDL Analyst menu.

HDL Analyst Command	Description
Select All Schematic ->Instances ->Ports	Selects all Instances or Ports, respectively, on all sheets of the current schematic. All other objects are unselected. This does not select objects on other schematics.
Select All Sheet ->Instances ->Ports	Selects all Instances or Ports, respectively, on the current schematic sheet. All other objects are unselected.
Unselect All	Unselects all objects in all HDL Analyst views.

## HDL Analyst Menu: FSM Commands

This table describes the FSM commands on the HDL Analyst menu.

HDL Analyst Command	Description
View FSM	Displays the selected finite state machine in the FSM Viewer. Available only in an RTL view.
View FSM Info File	Displays information about the selected finite state machine module, including the number of states, the number of inputs, and a table of the states and transitions. Available only in an RTL view.

# Options Menu

Use the Options menu to configure the VHDL and Verilog compilers, customize toolbars, and set options for the Project view, Text Editor, and HDL Analyst schematics. When using certain technologies, additional menu commands let you run technology-vendor software from this menu.

The following table describes the Options menu commands.

Command	Description
<b>Basic Options Menu Commands for all Views</b>	
Configure VHDL Compiler	Opens the Implementation Options dialog box where you can set the top-level entity and the encoding method for enumerated types. State-machine encoding is automatically determined by the FSM compiler or FSM explorer, or you can specify it explicitly using the <code>syn_encoding</code> attribute. See <a href="#">Implementation Options Command</a> , on page 183 for details.
Configure Verilog Compiler	Opens the Implementation Options dialog box where you can specify the top-level module and the 'include search path. See <a href="#">Implementation Options Command</a> , on page 183.
Configure Compile Point Process	Lets you specify the maximum number of parallel synthesis jobs that can be run and how errors in compile points are treated. See <a href="#">Configure Compile Point Process Command</a> , on page 277.
Toolbars	Lets you customize your toolbars.
Project View Options	Sets options for organizing files in the Project view. See <a href="#">Project View Options Command</a> , on page 280.
Editor Options	Sets your Text Editor syntax coloring, font, and tabs. See <a href="#">Editor Options Command</a> , on page 285.
P&R Environment Options	Displays the environmental variable options set for the place-and-route tool. See <a href="#">Place and Route Environment Options Command</a> , on page 288.
HDL Analyst Options	Sets display preferences for HDL Analyst schematics (RTL and Technology views). See <a href="#">HDL Analyst Options Command</a> , on page 289.




Command	Description
Configure External Programs	Lets you set browser and Acrobat Reader options on Linux platforms. See <a href="#">Configure External Programs Command</a> , on page 294 for details.
<b>Options Menu Commands Specifically for the Project View</b>	
Configure Identify Launch	If Identify software is not properly installed, you might run into problems when you try to launch it from the synthesis tools. Use the Configure Identify Launch dialog box to help you resolve these issues. For guidelines to follow, see <a href="#">Handling Problems with Launching Identify</a> , on page 495 in the <i>User Guide</i> .

## Configure Compile Point Process Command

Use the Configure Compile Point Process command to let you run multiprocessing with compile points. This option allows the synthesis software to run multiple, independent compile point jobs simultaneously, providing additional runtime improvements for the compile point synthesis flow.

This feature is supported on Windows and Linux for certain technologies only. This command is grayed out for technologies that are not supported.



Field/Option	Description
Maximum Number of Parallel Synthesis Jobs	<p>Sets the maximum number of synthesis jobs that can run in parallel. It displays the current value from the <code>ini</code> file, and allows you to reset it. Use this option for multiprocessing by running compile point jobs in parallel.</p> <p>Set a value based on the number of available licenses. Note that one license is used for each job. See <a href="#">License Utilization for Multiprocessing, on page 279</a>.</p> <p>When you set this option, it resets the <code>MaxParallelJobs</code> value in the <code>.ini</code> file. See <a href="#">Maximum Parallel Jobs, on page 279</a> for other ways to specify this value.</p>
Continue on Error	<p>Allows the software to continue on an error in a compile point and synthesize the rest of the design, even when there might be problems with a portion of the design.</p> <p>The Continue on Error mode automatically enables the <code>MultiProcessing</code> option to run with compile points using a single license; this is the default. For additional runtime improvements, you can specify multiple synthesis jobs that run in parallel. See <a href="#">Chapter 14, Using Multiprocessing</a> for details.</p>

## Maximum Parallel Jobs

There are three ways to specify the maximum number of parallel jobs:

ini File	<p>Set this variable in the MaxParallelJobs variable in the product ini file:</p> <pre>[JobSetting] MaxParallelJobs=&lt;n&gt;</pre> <p>This value is used by the UI as well as in batch mode, and is effective until you specify a new value. You can change it with the Options-&gt;Configure Compile Point Process command.</p>
Tcl Variable	<p>Set the following variable in a Tcl file, the project files, or from the Tcl window:</p> <pre>set_option -max_parallel_jobs=&lt;n&gt;</pre> <p>This is a global option that is applied to all project files and their implementations. This value takes effect immediately. If you set it in the Tcl file or project file, it remains in effect until you specify a new value. If you set it from the Tcl window, the max_parallel_jobs value is only effective for the session and will be lost when you exit the application.</p>
Configure Compile Point Process Command	<p>The Maximum Number of Parallel Synthesis Jobs option displays the current ini file value and allows you to reset it.</p>

## License Utilization for Multiprocessing

When you decide to run parallel synthesis jobs, a license is used for each compile point job that runs. For example, if you set the Maximum number of parallel synthesis jobs to 4, then the synthesis tool consumes one license and three additional licenses are utilized to run the parallel jobs if they are available for your computing environment. Licenses are released as jobs complete, and then consumed by new jobs which need to run.

The actual number of licenses utilized depends on the following:


1. Synthesis software scheme for the compile point requirements used to determine the maximum number of parallel jobs or licenses a particular design tries to use.
2. Value set on the Configure Compile Point Process dialog box.

3. Number of licenses actually available. You can use Help->Preferred License Selection to check the number of available license. If you need to increase the number of available licenses, you can specify multiple license types. For more information, see [Specifying License Types, on page 478](#).

Note that factors 1 and 3 above can change during a single synthesis run. The number of jobs equals the number of licenses, which then equates the lowest value of these three factors.

## Project View Options Command

Select Options->Project View Options to display the Project View Options dialog box, where you define how projects appear and are organized in the Project view.




The following table describes the Project View Options dialog box features.


Field/Option	Description
Show Project File Library	<p>When enabled, displays the corresponding VHDL library next to each source VHDL filename, in the Project Tree view of the Project view. For example, with library dune, file pc.vhd is listed as [dune] pc.vhd if this option is enabled, and as pc.vhd if it is disabled.</p> <p>See also <a href="#">Set VHDL Library Command, on page 174</a>, for how to change the library of a file.</p>
Beep when a job completes	When enabled, sounds an audible signal whenever a project finishes running.
View Project Files in Type Folders	When enabled, organizes project files into separate folders by type. See <a href="#">View Project Files in Type Folders Option, on page 282</a> and <a href="#">add_file, on page 16</a> .
View Project Files in Custom Folders	When enabled, allows you to view files contained within the custom folders created for the project. See <a href="#">View Project Files in Custom Folders Option, on page 283</a> .
Order files alphabetically	When enabled, the software orders the files within folders alphabetically instead of in project order. You can also use the Sort Files option in the Project view.
Autoload projects from previous session	Enable/Disable automatically loading projects from the previous session. Otherwise, projects will not be loaded automatically. This option is enabled by default. See <a href="#">Loading Projects With the Run Command, on page 283</a> .
Auto-save project on Run	Enable/Disable automatically saving projects when the Run button is selected. See <a href="#">Automatically Save Project on Run, on page 284</a> .
Open Log file following Run	Enable/Disable automatically opening and displaying log file after a synthesis run.
Show all files in results directory	When enabled, shows all files in the Implementation Results view. When disabled, the results directory shows only files generated by the synthesis tool itself.

Field/Option	Description
Allow multiple projects to be opened	When enabled, multiple projects are displayed at the same time. See <a href="#">Allow Multiple Projects to be Opened Option</a> , on page 283.
View log file in HTML	Enable/Disable viewing of log file report in HTML format versus text format. See <a href="#">Log File</a> , on page 257.
Project file name display	From the drop-down menu, select one the following ways to display project files: <ul style="list-style-type: none"> <li>• File name only</li> <li>• Relative file path</li> <li>• Full file path</li> </ul>
Use links in SRR log file to individual job logs	Determines if individual job logs use links in the srr log file. You can select: <ul style="list-style-type: none"> <li>• off—appends individual job logs to the srr log file.</li> <li>• on—always link to individual job logs.</li> <li>• if_up_to_date—only link to individual job logs if the module is up-to-date.</li> </ul>

## View Project Files in Type Folders Option




View project files in type folders *enabled*



View project files in type folders *disabled*


## View Project Files in Custom Folders Option

Selecting this option enables you to view user-defined custom folders that contain a predefined subset of project files in various hierarchy groupings or organizational structures. Custom folders are distinguished by their blue color. For information on creating custom folders, see [Creating Custom Folders](#), on page 64 in the *User Guide*.



## Allow Multiple Projects to be Opened Option

The following figure shows multiple projects open.



## Loading Projects With the Run Command

When you load a project that includes the project-run command, a dialog box appears in the Project view with the following message:


Project run command encountered during project load. Are you sure you want to run?

You can reply with either yes or no.

## Automatically Save Project on Run

If you have modified your project on the disk directory since being loaded into the Project view and you run your design, a message is generated that infers the UI is out-of-date.

The following dialog box appears with a message to which you must reply.




You can specify one of the following:

- Yes — The Auto-save project on Run switch on the Project View Options dialog box is automatically enabled, and then your design is run.
- No — The Auto-save project on Run switch on the Project View Options dialog box is not enabled, but your design is run.
- Cancel — Closes this message dialog box and does not run your design.



## Editor Options Command

Select Options->Editor Options to display the Editor Options dialog box, where you select either the internal text editor or an external text editor.




The following table describes the Editor Options dialog box features.

Feature	Description
Select Editor	Select an internal or external editor.
<ul style="list-style-type: none"> <li>Synopsys Editor</li> <li>External Editor</li> </ul>	<p>Sets the Synopsys text editor as the default text editor.</p> <p>Uses the specified external text editor program to view text files from within the Synopsys FPGA tool. The executable specified must open its own window for text editing. See <a href="#">Using an External Text Editor, on page 42</a> of the <i>User Guide</i> for a procedure.</p> <p><i>Note:</i> Files opened with an external editor <i>cannot</i> be crossprobed.</p>
Options	Set text editing preferences.
<ul style="list-style-type: none"> <li>File Type</li> </ul>	You can define text editor preferences for the following file types: project files, HDL files, log files, constraint files, and default files.

Feature	Description
• Font	Lets you define fonts to use with the text editor.
• Font Size	Lets you define font size to use with the text editor.
• Keep Tabs	Lets you define whether to use tab settings with the text editor.
• Tab Size	
• Syntax Coloring	Lets you define foreground or background syntax coloring to use with the text editor. See <a href="#">Color Options</a> , on page 286.

## Color Options

Click in the Foreground or Background field for the corresponding object in the Syntax Coloring field to display the color palette.




You can set syntax colors for some common syntax options listed in the following table.

<b>Syntax</b>	<b>Description</b>
Comment	Comment strings contained in all file types.
Error	Error messages contained in the log file.
Gates	Gates contained in HDL source files.
Info	Informational messages contained in the log file.
Keywords	Generic keywords contained in the project, HDL source, constraint, and log files.
Line Comment	Line comments contained in the HDL source, C, C++, and log files.
Note	Notes contained in the log file.
SDCKeyword	Constraint-specific keywords contained in the sdc file.
Strength	Strength values contained in HDL source files.
String DQ	String values within double quotes contained in the project, HDL source, constraint, C, C++, and log files.
String SQ	String values within single quotes contained in the project, HDL source, constraint, C, C++, and log files.
SVKeyword	SystemVerilog keywords contained in the Verilog file.
Types	Type values contained in HDL source files.
Warning	Warning messages contained in the log file.

## Place and Route Environment Options Command

Select Options->P&R Environment Options to display the environment variable options set for the place-and-route tool. This option allows you to change the specified location of the selected place-and-route tool set on your system; the software locates and runs this updated version of the P&R tool for the current session of the synthesis tool.




## HDL Analyst Options Command

Select Options->HDL Analyst Options to display the HDL Analyst Options dialog box, where you define preferences for the HDL Analyst schematic views (RTL and Technology views). Some preferences take effect immediately, others only take effect in the next view that you open. For details, see [Setting Schematic View Preferences, on page 215](#) in the *User Guide*.

For information about the options, see the following, which correspond to the tabs on the dialog box:

- [Text Panel, on page 289](#)
- [General Panel, on page 290](#)
- [Sheet Size Panel, on page 292](#)
- [Visual Properties Panel, on page 294](#)


### Text Panel



The following options are in the Text panel.

Field/Option	Description
Show text	Enables the selective display of schematic labels. Which labels are displayed is governed by the other Show * features and Instance name, described below.
Show port name	When enabled, port names are displayed.
Show symbol name	When enabled, symbol names are displayed.
Show pin name	When enabled, pin names are displayed.
Show bus width	When enabled, connectivity bit ranges are displayed near pins (in square brackets: [ ]), indicating the bits used for each bus connection.
Instance name	Determines how to display instance names: <ul style="list-style-type: none"> <li>• Show instance name</li> <li>• Show short instance name</li> <li>• No instance name</li> </ul>
Set Defaults	Set the dialog box to display the default values.

## General Panel




The following options are in the General panel.


Field/Option	Description
Show hierarchy browser	When enabled, a hierarchy browser is present as the left pane of RTL and Technology views.
Show tooltip in schematic	When enabled, displays tooltips that hover objects as you move over them in the RTL and Technology schematic views.
Compact symbols	When enabled, symbols are displayed in a slightly more compact manner, to save space in schematics. When this is enabled, Show cell interior is disabled.
Show cell interior	When enabled, the internal logic of cells that are technology-specific primitives (such as LUTs) is shown in Technology views. This is not available if Compact symbols is enabled.
Show sheet connector index	When enabled, sheet connectors show connecting sheet numbers – see <a href="#">Sheet Connectors, on page 109</a> .
Compress buses	When enabled, buses having the same source and destination instances are displayed as bundles, to reduce clutter. A single bundle can connect to more than one pin on a given instance. The display of a bundle of buses is similar to that of a single bus.
No buses in technology view	When enabled, buses are not displayed, they are only indicated as bits in a Technology View. This applies only to flattened views created by HDL Analyst->Technology->Flattened View (or Flattened to Gates View), not to hierarchical views that you have flattened (using, for example, HDL Analyst->Flatten Current Schematic).
Display color-coded clock nets	Displays clock nets in the HDL Analyst View with the color green.
Dissolve levels	The number of levels to dissolve, during HDL Analyst->Dissolve Instances. See <a href="#">Dissolve Instances, on page 273</a>
Instances added for expansion	The maximum number of instances to add during any operation (such as HDL Analyst->Hierarchical->Expand) that results in a <i>filtered</i> schematic. When this limit is reached, you are prompted to continue adding more instances.

## Color-coded Clock Nets

Clock nets are displayed with the color green in the RTL and Technology views.



## Sheet Size Panel






The following options are in the Sheet Size panel.

Maximum instances	Defines the maximum number of instances to display on a single sheet of an unfiltered schematic. If a given hierarchical level has more than this number of instances, then it will be partitioned into multiple sheets. See <a href="#">Multiple-sheet Schematics, on page 123</a> .
Maximum filtered instances	<p>Defines the maximum number of instances to display on a filtered schematic sheet, at any visible hierarchical level. This limit is applied recursively, at each visible <i>level</i>, when</p> <ul style="list-style-type: none"><li>• the sheet itself is a level, and</li><li>• each transparent instance is a level (even if inside another transparent instance).</li></ul> <p>Whenever a given level has more child instances inside it than the value of Filtered Instances, it is divided into multiple sheets.</p> <p>(Only children are counted, not grandchildren or below. Instance A is a <i>child</i> of instance B if it is inside no other instance that is inside B.)</p> <p>In fact, at each level except the sheet itself, an additional margin of allowable child instances is added to the Maximum filtered instances value, increasing its effective value. This means that you can see more child instances than Maximum filtered instances itself implies.</p> <p>The Maximum filtered instances value must be at least the Maximum instances value. See <a href="#">Multiple-sheet Schematics, on page 123</a>.</p>
Maximum Instance Ports	Defines the maximum number of instance pins to display on a schematic sheet.

## Visual Properties Panel

Controls the display of the selected property in open HDL Analyst views. The properties are displayed as colored boxes on the relevant objects. To display these properties, the View->Visual Properties command must also be enabled. For more information about properties, see [Viewing Object Properties, on page 206](#) in the *User Guide*.




The following options are in the Visual Properties panel.

Show	Toggles the property name and value is displayed in a color-coded box on the object.
Property	Sets the properties to display.
RTL	Enables or disables the display of visual properties in the RTL view.
Tech View	Enables or disables the display of visual properties of in the Technology view.
Value Only	Displays only the value of an item and not its property name.

## Configure External Programs Command

This command is for Linux platforms only. It lets you specify the web browser and PDF reader for accessing Synopsys support (see [Web Menu, on page 301](#) for details) and online documents.



Field/Option	Description
Web Browser	Specify your web browser as an absolute path. You can use the Browse button to locate the browser you need. The default is netscape. If your browser requires additional environment settings, you must do so outside the synthesis tool.
Acrobat Reader	Specify your PDF reader as an absolute path. You can use the Browse button to locate the reader you need. The default is acroread.


## Tech-Support Menu

The Tech-Support menu contains information and the actions you can take when you encounter problems running your designs or working with the Synopsys FPGA Implementation products.

Command	Description
Submit Support Request	<p>Opens the Technical Support wizard, which allows you to submit online support requests via SolvNet. The wizard includes provisions for attaching a testcase.</p> <p>See <a href="#">Submit Support Request Command, on page 296</a> for more information.</p>
Web Support	<p>Opens the Synopsys SolvNet Support page from where you can:</p> <ul style="list-style-type: none"><li>• Log on to SolvNet to request Synopsys technical support.</li><li>• Access the Synopsys Products, Downloads, Training, and Documentation pages that have links to product information.</li></ul> <p>See <a href="#">Web Support Command, on page 299</a> for more information.</p>

## Submit Support Request Command

To open a request for Synopsys Technical Support, select Submit Support Request from the Tech-Support menu. This command brings up the web-based technical support wizard that helps you prepare the information required to provide technical support for your request through SolvNet.



Command	Description
Archive	Brings up the Synopsys Archive Utility to create an archive of your design. Note that designs are limited to 10 MBytes.
Testcase name	The name of the testcase or file to be transferred. To transfer multiple files, use the Synopsys Archive utility to create a single .sar file for the transfer.
Upload	Displays the FTP Archive File form to initiate the transfer of the testcase to the FTP file server. See <a href="#">FTP Archive File Form, on page 298</a> .
SolvNet	Displays the Synopsys Sign In screen to access protected Synopsys applications. Signing in opens the SolvNet application which allows you to submit an online support request.


## FTP Archive File Form

The FTP Archive File form is displayed when transferring a testcase or file to an FTP file server.

Command	Description
E-Mail Address	Your e-mail address. The name entered is used to create the FTP filename and is automatically entered into the Password field when using the Synopsys site.
Filename	A read-only field displaying the name of the testcase or file to be transferred. A .sar extension is added for single files (archive files are automatically assigned a .sar extension), and the filename is created with the e-mail address.
FTP Destination	Radio buttons that select either the Synopsys site or an alternate site. When Other is specified, you must supply FTP Site, Username, and Password entries.
Status	Reports the status of the transfer.
Transfer	Initiates the FTP file transfer. The results of the transfer are displayed in the Status field.

## Web Support Command

Through the Synopsys SolvNet Support page, you can access Products, Downloads, Training, and Documentation pages on the Synopsys website as well as submit requests for technical support through SolvNet. First sign in to SolvNet.



The screenshot shows the Synopsys Sign In page. At the top left is the Synopsys logo with the tagline "Predictable Success". To the right are links for "SYNOPSYS.COM" and "REGISTRATION HELP". Below the logo is a purple banner that says "Synopsys Sign In". Underneath the banner, the text reads "Welcome To Synopsys Sign In" and "Synopsys Sign In enables you to access all protected Synopsys applications, including **SolvNet Online Support**. Protected applications are only available for Synopsys customers." Below this, a message states: "If you are new to Synopsys Secure Sign In or do not have a SolvNet user ID, please take a moment to register." A button labeled "SIGN UP FOR AN ACCOUNT" with a right arrow is positioned below the message. On the right side of the page is a "Sign in" form with fields for "User Name" and "Password", a "SIGN IN" button with a right arrow, and a link for "Forgot User Name / Password". At the bottom of the page, there are four links: "Registration Help", "帮助" (Chinese), "幫助" (Traditional Chinese), and "ヘルプ" (Japanese).

**SYNOPSYS®**  
Predictable Success

[SYNOPSYS.COM](#) | [REGISTRATION HELP](#)

**Synopsys Sign In**

**Welcome To Synopsys Sign In**

Synopsys Sign In enables you to access all protected Synopsys applications, including **SolvNet Online Support**. Protected applications are only available for Synopsys customers.

If you are new to Synopsys Secure Sign In or do not have a SolvNet user ID, please take a moment to register.

[SIGN UP FOR AN ACCOUNT ▶](#)

**Sign in**

User Name

Password

[SIGN IN ▶](#)

[Forgot User Name / Password](#)

[Registration Help](#) | [帮助](#) | [幫助](#) | [ヘルプ](#)

Once you logon, the SolvNet Support page is displayed.

The screenshot shows the SolvNet Support page. At the top is a navigation bar with the SolvNet logo and links for Documentation, Support (highlighted), Downloads, Training, Methodology, and My Profile. A search bar labeled 'Search SolvNet' with a 'go' button is on the right. Below the navigation bar is a breadcrumb trail: HOME > SUPPORT. A large purple 'Support' button is prominent. Below this are four tabs: 'Open A Support Case' (selected), 'Manage Support Cases', 'View STARS', and 'Customer View'. The main content area is titled 'CHOOSE SEARCH FILTER' and contains the following fields: 'Cases Opened:' with a radio button for 'By Me'; 'Site ID:' with the value '100'; 'From Date:' with a date picker showing '09/16/2009' and a calendar icon, with '(MM/DD/YYYY)' to its right; 'To Date:' with a date picker showing '10/16/2009' and a calendar icon, with '(MM/DD/YYYY)' to its right; a checkbox for 'Also Include Closed Cases'; and 'Product:' with a dropdown menu showing 'All'. Below this section is a box titled 'OR SEARCH BY CASE NUMBER' containing a 'Case Number' text input field. At the bottom of this section is a purple 'Search Cases' button. On the right side of the page, there are two summary boxes: 'RECENT CASES VIEWED' showing 'No Cases Viewed' and 'RECENT STARS VIEWED' showing 'No Stars Viewed'.

SolvNet® Documentation **Support** Downloads Training Methodology My Profile Search SolvNet go

HOME > SUPPORT

**Support**

Open A Support Case Manage Support Cases View STARS Customer View

CHOOSE SEARCH FILTER

Cases Opened: ☒ By Me

Site ID: 100

From Date: 09/16/2009 (MM/DD/YYYY)

To Date: 10/16/2009 (MM/DD/YYYY)

☐ Also Include Closed Cases

Product: All

OR SEARCH BY CASE NUMBER

Case Number

Search Cases


RECENT CASES VIEWED  
No Cases Viewed

RECENT STARS VIEWED  
No Stars Viewed



# Web Menu

This menu contains commands that access up-to-date information from Synopsys Support.

Command	Description
Go to SolvNet	Opens the home page for the Synopsys SolvNet Search support. This website contains links to useful technical information. You can search for new or updated articles or documentation, such as application notes, white papers, release notes, and other user-oriented documentation.
 Check Resource Center Messages	Opens a web page that contains updated messages, customized according to the options you set with Set Resource Center Options. You can also access this page by clicking the Message (envelope) icon in the status bar at the bottom of the application window. See <a href="#">Check Resource Center Messages Command, on page 302</a> for additional information.
Configure Resource Center	Lets you set options for Technical Resource Center (TRC) updates. See <a href="#">Configure Resource Center Command, on page 304</a> for details.
Go to Training Center	Opens the Synopsys training web page for Synopsys products. Synopsys offers both online web-based training courses, as well as classroom training courses taught by Synopsys personnel. Select the FPGA Implementation courses from the drop-down menu.
Synopsys Home	Opens the Synopsys home web page for Synopsys products.
FPGA Implementation Tools	Opens the Synopsys FPGA design solution web page for Synopsys FPGA products. You can find information about the full line of Synopsys FPGA Implementation products here.


## Check Resource Center Messages Command

This command lets you set options for messages from the Resource Center. See [Using the Resource Center, on page 302](#) and [Resource Center Messages, on page 303](#) for details.

### Using the Resource Center


The following procedure explains how to set preferences and check the Technical Resource Center (TRC) for information.

1. To go to the TRC, select Web->Check Resource Center Messages.
2. To set preferences for accessing the Resource Center, select Web->Configure Resource Center and do the following:



- Set the frequency at which you wish to be notified.
- Select the type of information you want to receive.
- Select the Show new messages available notification window if you wish to receive immediate notification of any new messages.

If enabled, the following window appears when a new message is added.



- To go to the resource center immediately, click Check Now.

If the TRC has never been configured, the envelope icon in the lower right of the application window appears yellow (to indicate available messages). Once you have configured TRC access, a yellow blinking envelope indicates new messages, and a gray envelope indicates there are no new messages.

3. To check updates, do one of the following:

- Click the envelope icon in the status bar (lower right of the application window) when it's yellow and blinking to view new information.
- Select Web->Check Resource Center Messages.

If you have not set your TRC preferences, the software opens the Resource Center Options dialog box described in the previous step.

4. For other Synopsys FPGA product information, select the following:

Web->Go to SolvNet	<a href="http://solvnet.synopsys.com">http://solvnet.synopsys.com</a>
Web->Go to Training Center	Synopsys training page
Web->Synopsys Home page	Synopsys home page
Web->FPGA Implementation Tools	Synopsys FPGA design solution information page
Tech-Support>Web Support	SolvNet technical support

## Resource Center Messages


The envelope icon in the status bar (lower right of the application window) indicates when new messages are available:

Appearance	Signifies
Yellow or blinking yellow	New messages available
Gray	No new messages, or you have elected not to check for new messages.

Click on the icon to go to the Messages page of the Technical Resource Center.

## Configure Resource Center Command

Sets options for automatic notification from the Technical Resource Center. From the Resource Center Options dialog box, you determine if you want to receive notification on updates for your product, all products, and/or promotional offers. You also determine how often you want the tool to check for new messages and alerts.



Option	Description
Check for messages and updates	<p>Determines the frequency at which the software checks for updates. Select a setting from the menu:</p> <ul style="list-style-type: none"> <li>• Each invocation – checks for new messages and alerts each time you start the tool.</li> <li>• Weekly</li> <li>• Daily</li> <li>• Manually – does not automatically check for updates and/or alerts. With this setting, you must remember to go to the Resource Center to check for pertinent information on your product.</li> </ul>
Check Now	<p>Opens the home page for the Technical Resource Center (same as the Web-&gt;Check Resource Center Messages command).</p>
Check for these types of messages	<p>Determines the type of notification to receive. Check the boxes, as desired.</p> <ul style="list-style-type: none"> <li>• Messages for this product – Updates and critical bulletins for the product.</li> <li>• Messages for all Synplicity products – Updates and critical bulletins for all Synopsys FPGA products.</li> <li>• Special promotions – Promotional packages and pricing, occasional surveys, and other related information.</li> </ul>


# Help Menu

There are four help systems accessible from the Help menu:

- Help on the Synopsys FPGA synthesis tool (Help->Help)
- Help on standard Tcl commands (Help->TCL)
- Help on error messages (Help->Error Messages)
- Help on using online help (Help->How to Use Help)


The following table describes the Help menu commands. Some commands are only available in certain views.

Command	Description
Help	Displays hyperlinked online help for the product.
Additional Products	Displays the Synopsys FPGA family of products and a brief description.
How to Use Help	Displays help on how to use Synopsys FPGA online help.
Online Documents	Displays an Open dialog box with hyperlinked PDF documentation on the product including release notes, user guide, reference manual, and licensing configuration and setup. You need Adobe Acrobat Reader® to view the PDF files.
TCL	Displays help for Tcl commands.
Mouse Stroke Tutor	Displays the Mouse Stroke Tutor dialog box which provides information on the available mouse strokes – see <a href="#">Using Mouse Strokes, on page 79</a> for details.
License Agreement	Displays the Synopsys FPGA software license agreement.
License Request	Displays a dialog box where you can request a trial license or license upgrade.
Floating License Usage	Specifies the number of floating licenses currently being used and their users.

Command	Description
Preferred License Selection	Displays the floating licenses that are available for your selection. See <a href="#">Preferred License Selection Command, on page 306</a> .
Tip of the Day	Displays a daily tip on how to use the Synopsys FPGA synthesis tools better. See <a href="#">Tip of the Day Command, on page 307</a> .
 About this program	<p>Displays the About dialog box, showing the synthesis tool product name, license expiration date, customer identification number, version number, and copyright.</p> <p>Clicking the Versions button in the About dialog box displays the Version Information dialog box, listing the installation directory and the versions of all the synthesis tool compiler and mapper programs.</p>


## Preferred License Selection Command

Select Help->Preferred License to display the Select Preferred License dialog box, listing the available licenses for you to choose from. Select a license from the License Type column and click Save. Close and restart the Synopsys FPGA synthesis tool. The new session uses the preferred license you selected.



## Tip of the Day Command

Select Help->Tip of the Day to display the Tip of the Day dialog box, with a daily tip on how to best use the Synopsys FPGA synthesis tool. This dialog box also displays automatically when you first start the tool. To prevent it from redisplaying at product startup, deselect Show Tips at Startup.







## CHAPTER 5

# GUI Popup Menu Commands

---

In addition to the GUI menu commands described in [Chapter 4, \*User Interface Commands\*](#), the FPGA synthesis tools also have context-sensitive commands that are accessed from popup or right-click menus in different parts of the interface. Most of these commands have an equivalent menu command. This chapter only describes the unique commands that are not documented in the previous chapter.

See the following sections for details:

- [Popup Menus](#), on page 309
- [Project View Popup Menus](#), on page 315
- [RTL and Technology Views Popup Menus](#), on page 329
- 

## Popup Menus

Popup menus, available by clicking the right mouse button, offer quick ways to access commonly used menu commands that are specific to the view where you click. Commands shown grayed out (dimmed) are currently inaccessible. Popup menu commands generally duplicate commands available from the regular menus, but sometimes have commands that are only available from the popup menu. The following table lists the popup menus:

Popup Menu	Description
Project view	See <a href="#">Project View Popup Menus, on page 315</a> for details
SCOPE window	Contains commonly used commands from the Edit menu.
Watch Window	See <a href="#">Watch Window Popup Menu, on page 310</a> for details.
Tcl window	Contains commands from the Edit menu. For details, see <a href="#">Edit Menu Commands for the Text Editor, on page 152</a> .
Text Editor window	See <a href="#">Text Editor Popup Menu, on page 311</a> for more information.
RTL and Technology views	See <a href="#">RTL and Technology Views Popup Menus, on page 329</a> .
FSM viewer	See <a href="#">FSM Viewer Popup Menu, on page 313</a> .

## Watch Window Popup Menu

The Watch window popup menu contains the following commands:

Command	Description
Configure Watch	Displays the Log Watch Configuration dialog box, where you choose the implementations to watch.
Refresh	Refreshes (updates) the window display.
Clear Parameters	Empties the Watch window.

For more information on the Watch window and the Configure Watch dialog box, see [Watch Window, on page 52](#).

## Tcl Window Popup Menu

The Tcl window popup menu contains the Copy, Paste, and Find commands from the Edit menu, as well as the Clear command, which empties the Tcl window. For information on the Edit menu commands available in the Tcl window, see [Edit Menu Commands for the Text Editor, on page 152](#).

## Text Editor Popup Menu

The popup menu in the Text Editor window contains the following commonly used text-editing commands from the Edit menu: Undo, Redo, Cut, Copy, Paste, and Toggle Bookmark. In addition, HDL Analyst specific commands appear when both an HDL Analyst view and its corresponding HDL source file is open. For details of these commands, see [Edit Menu Commands for the Text Editor, on page 152](#) and [HDL Analyst Menu, on page 264](#).

The following table lists the commands that are unique to the popup menu:


Command	Description
Filter Analyst	Filters your design to show only the currently selected objects in the HDL text file. This is the same as HDL Analyst->Filter Schematic.
Select in Analyst	Crossprobes from the Text Editor and selects the objects in the HDL Analyst view. To use this command, the Enhanced Text Crossprobing (option must be engaged.

## Log File Popup Menu

The popup menu in the log file contains commands that control operations in the log file. The popup menu differs when the log file is opened in the HTML mode or in the ASCII text mode.

### Log File Filter Dialog Box

The Log File Filter dialog box is available by selecting Log File Message Filter from the log file popup menu when the log file is opened in the HDML mode. The dialog box allows messages in the current session to be promoted or demoted in severity or suppressed from the log files for subsequent sessions. For additional information on using this dialog box, see [Log File Message Controls, on page 196](#) of the *User Guide*.



The following table describes the dialog box functions.

Function	Description
Log File Messages window	Displays the message ID and text and the default message type of messages generated during the current session.
Suppress Message button	Suppresses the selected note, warning, or advisory message. The selected message is removed from the upper Log File Messages window and displayed in the lower window with the Override column indicating suppress status. Note that error messages cannot be suppressed.
Make Error button	Promotes the status of the selected warning (or note) to an error. The selected message is removed from the upper Log File Messages window and displayed in the lower window with the Override column indicating error status.


Function	Description
Make Warning button	Promotes the status of the selected note to a warning. The selected message is removed from the upper Log File Messages window and displayed in the lower window with the Override column indicating warning status.
Make Note button	Demotes the status of the selected warning to a note. The selected message is removed from the upper Log File Messages window and displayed in the lower window with the Override column indicating note status.
Remove Override button	Removes the override status on the selected message in the lower window and returns the message to the upper Log File Messages window.
lower window	Lists the status of all messages that have been promoted, demoted, or suppressed.
OK button	Updates the status of any changed messages in the .pfl file. Note that you must recompile/resynthesize the design before any message status changes become effective.

## FSM Viewer Popup Menu

The popup menu in the FSM Viewer contains commands that determine what is shown in the FSM Viewer. The following table lists the popup commands in the FSM Viewer.

Command	Description
Properties	Displays the Object Properties dialog box and view properties of a selected state or transition. Information about a selected transition includes the conditions enabling the transition and the identities of its origin and destination states. Information about a selected state includes its name, RTL encoding, and mapped encoding.
Filter	See <a href="#">View Menu: FSM Viewer Commands, on page 164</a> .
Unfilter	See <a href="#">View Menu: FSM Viewer Commands, on page 164</a> .
FSM Properties	Displays the Object Properties dialog box indicating the FSM identity and location, encoding style, reset state, and the number of states and transitions.

FSM Properties




Properties

FSM

Option	Value
Name	FSM
Inst Path	prgmcntr.stacklevel[2:0]
Signal Name Prefix	prgmcntr
Encoding	sequential
Reset state	00
States	3
Transitions	7

Property Description

State properties  
(state selected)


01 Properties


Properties

01

Option	Value
Name	01
RTL Encoding	stacklevel[1]
Mapped Encoding	01

Property Description

Close Help

Transition properties  
(transition selected)


trans\_00\_01 Properties

Properties Conditions

trans\_00\_01

Option	Value
Name	trans_00_01
From State	00
To State	01

Property Description

Ok Cancel Apply Help

# Project View Popup Menus

The popup menu commands available in the Project view are context-sensitive, depending on what is currently selected and where in the view you click to open the popup menu. Most commands duplicate commands from the File, Project, Run, and Options menus.

## Project Management Commands

The following table lists the popup commands in the Synplify Pro Project Management view that are not available on the tool command menus. The Project Management view consists of two tabs, and the table lists the popup commands available in both tabs.

Command	Description
Open Project	Displays the Open Project Dialog. See <a href="#">Open Project Command, on page 150</a> .
New Project	Creates a new empty project in the Project Window.
Refresh	Refreshes the display.
Project View Options	Displays the Project View Options dialog. See <a href="#">Project View Options Command, on page 280</a> .
<b>Project Selected</b>	
Open as Text	Opens the selected file in the Text Editor.
Add File	Displays the Add Files to Project dialog. See <a href="#">Add Source File Command, on page 171</a> .
New Implementation	Displays the Implementation Options dialog box. See <a href="#">Implementation Options Command, on page 183</a>
Synthesize	Compiles and maps your design.
Compile Only	Compiles your design.

Command	Description
Write Output Netlist Only	Writes the mapped output netlist to structural Verilog (vm) or VHDL (vhm) format. Same as enabling: <ul style="list-style-type: none"> <li>• Write Mapped Verilog Netlist</li> <li>• Write Mapped VHDL Netlist</li> </ul> on the Implementation Results tab of the Implementation Options dialog box.
Arrange VHDL Files	Reorders the VHDL source files.
Save Project	Displays the Save Project As dialog box.
Close Project	Closes your project.
<b>Project Folder or File Selected</b>	
Add Folder	Creates a folder with the new name you specified and adds it to the Project view. See <a href="#">Add Folder Command, on page 319</a> .
Rename Folder	Renames an existing folder with the new name you specified in the Project view. See <a href="#">Rename Folder Command, on page 319</a> .
Delete Folder	Deletes the specified folder and all its contents as necessary. See <a href="#">Delete Folder Command, on page 320</a> .
Remove from Folder	Removes the selected file from its corresponding folder.
Place in Folder	Places the selected file into the folder you specify.
<b>Constraint File Selected</b>	
File Options	Displays the File Options dialog box. See <a href="#">File Options Popup Menu Command, on page 321</a> .
Open	Opens the SCOPE window.
Open as Text	Opens the selected file in the Text Editor.
Copy File	Displays the Copy File dialog box, where you copy the selected file and add it to the current project. You specify a new name for the file. See <a href="#">Copy File Popup Menu Command, on page 323</a> .



Command	Description
Change File	Opens the Source File dialog box where you choose a new file to replace the selected file. See <a href="#">Change File Command, on page 173</a>
Remove File From Project	Removes the file from the project.
<b>HDL File Selected</b>	
File Options	Displays the File Options dialog box. See <a href="#">File Options Popup Menu Command, on page 321</a> .
Open	Opens the file in the Text Editor.
Syntax Check	Runs a syntax check on your design code. Reports errors, warnings, or notes in the Tcl Window.
Synthesis Check	Runs a synthesis check on your design code. This includes a syntax check and a check to see if the synthesis tool could map the design to the hardware. No optimizations are performed. Reports errors, warnings, or notes in the Tcl Window.
Copy File	Displays the Copy File dialog box, where you copy the selected file and add it to the current project. You specify a new name for the file. See <a href="#">Copy File Popup Menu Command, on page 323</a> .
Change File	Opens the Source File dialog box where you choose a new file to replace the selected file. See <a href="#">Change File Command, on page 173</a>
Remove File From Project	Removes the file from the project.
<b>Implementation Selected</b>	
Implementation Options	Displays the Implementation Options dialog box. See <a href="#">Implementation Options Command, on page 183</a> .
Change Implementation Name	Displays the Implementation Name dialog box, where you rename the selected implementation. (See <a href="#">Change Implementation Popup Menu Commands, on page 323</a> .)
Show Compile Points	Displays the compile points of the selected implementation and lets you edit them. See <a href="#">Show Compile Points Popup Menu Command, on page 324</a> .

Command	Description
Copy Implementation	Copies the selected implementation and adds it to the current project with the name you specify in the dialog box. (See <a href="#">Change Implementation Popup Menu Commands</a> , on page 323.)
Remove Implementation	Removes the selected implementation from the project.
RTL View	Creates an RTL View based on the properties of the selected implementation.
Tech View	Creates a Technology View based on the properties of the selected implementation.
Add P&R Implementation	Displays the Add New Place & Route Task dialog box where you set options to run place & route after synthesis. See <a href="#">Add P&amp;R Implementation Popup Menu Command</a> , on page 325
Run	Starts a synthesis run on your design.
<b>Place &amp; Route Implementation Selected</b>	
Add Place & Route Job	Displays the Add New Place & Route Task dialog box, so you can set options and run placement and routing. See <a href="#">Add P&amp;R Implementation Popup Menu Command</a> , on page 325.
Remove Place & Route Job	Deletes the place-and-route implementation from the project.
Run Place & Route Job	Runs the place-and-route job for the design.
<b>Project Management View -&gt; Project FilesTab Popup Commands</b>	


Command	Description
Project Options	With the project selected, displays project properties such as name and location. See <a href="#">Project Options Popup Menu Command</a> , on page 324.
Show Compile Points	Displays the compile points of the selected implementation and lets you edit them. See <a href="#">Show Compile Points Popup Menu Command</a> , on page 324.
P & R Options	With a place-and-route implementation selected, displays the Options for Place & Route on Implementation dialog box, so you can change options and rerun placement and routing. See <a href="#">Options for Place &amp; Route Jobs Popup Menu Command</a> , on page 327 for a description of the features.

## Project Management View Popup Folder Commands

The Project view popup menu includes commands for manipulating folders.


### Add Folder Command

Use this option to add a folder to the Project view.




### Rename Folder Command

Use this option to rename an existing folder in the Project view.



## Delete Folder Command

Use this option to delete a folder from the Project view.



This dialog box includes the following options:

Feature	Description
Yes	Select Yes to delete the folder and all files contained in the folder from the Project view.
No	Select No to delete just the folder from the Project view.


Feature	Description
Cancel	Select Cancel, to discontinue the operation.

## File Options Popup Menu Command


To display the File Options dialog box, right-click on a project file and select File Options from the popup menu. Specify the path as relative or absolute when listing the file in the project (prj) file and if the file is to be passed to the place-and-route tool.

Field/Option	Description
File Path	Path to the selected file.
File Type	<p>The folder type for the selected file. You can select the file folder type from a large list of file types.</p> <p>Changing the folder file type does <i>not</i> change the file contents or its extension; it simply places the file in the specified Project view folder. For example, if you change the file type of a VHDL file to Verilog, the file retains its Verilog extension, but is moved from the VHDL folder to the Verilog folder.</p>
Library Names	Name of the library which must be compatible with the HDL simulator. For VHDL files, the dialog box is the same as that accessed by Project->Set VHDL Library – see <a href="#">Set VHDL Library Command, on page 174</a> .
Last modified	Date the file was last modified.
Save file	The format for the path type: choose either Relative to Project (the default) or with an Absolute Path.
Verilog Standard (Verilog only)	<p>Select the Verilog file type from the menu: Use Project Default, Verilog 95, Verilog 2001, or SystemVerilog.</p> <p>Use Project Default sets the type of the selected file to the default for the project (new projects default to SystemVerilog).</p>
Use for Place and Route	Determines if files are automatically passed to the backend place-and-route tool. The files are copied to the place-and-route implementation directory and then invoked when the place-and-route tool is run.

The following is the Verilog dialog box:




The following is the VHDL dialog box:



## Copy File Popup Menu Command


With a file selected, select the Copy File popup menu command to copy the selected file and add it to the current project. This displays the Copy File dialog box where you specify the name of the new file.



## Change Implementation Popup Menu Commands

With an implementation selected, right-click and select the Change Implementation Name or Copy Implementation popup menu commands to display a dialog box where you specify the new name.


Command	Description
Change Implementation Name	The implementation name you specify is the new name for the implementation.
Copy Implementation	The currently selected implementation is copied and saved to the project with the new implementation name you specify.



## Show Compile Points Popup Menu Command

With an implementation selected, select the Show Compile Points popup menu command to display the Compile Points dialog box and view or edit the compile points of the selected implementation.

Compile points are only available for certain technologies. For more information on compile points and the compile-point synthesis flow, see [Compile Point Types, on page 365](#) and [Synthesizing Compile Points, on page 378](#) of the *User Guide*.



The columns Enb, Module, Type, and Comment in the dialog box correspond to the columns Enabled, Module, Type, and Comment in the SCOPE spreadsheet for the compile point. The File column lists the top-level constraint file where the compile point is defined.


To open and edit the SCOPE spreadsheet for a compile point, either double-click the row of the compile point or select it and click the Edit Compile Point button.

## Project Options Popup Menu Command

With a project selected, select the Project Options popup menu command to display the Project Properties dialog box and change the implementation of a project.


In the dialog box, select an implementation in the Implementations list, then click OK or Apply to make it the active implementation of the project.






## Add P&R Implementation Popup Menu Command

Displays the Add New Place & Route Task dialog box. For information about using this command for place-and-route encapsulation, see [Running P&R Automatically after Synthesis, on page 492](#) in the *User Guide*.



Command	Description
Place & Route Implementation Name	Enter a name for the place & route implementation. Do not use spaces for the implementation name.
Flow Settings	
Run Place & Route following synthesis	Enable/disable the running of the place & route tool from the synthesis tool immediately following synthesis.
Place & Route Options File	<p>This option lets you specify a place &amp; route options file. You can select either the:</p> <ul style="list-style-type: none"> <li>• Standard Options File – use this option to run the standard synthesis place-and-route flows.</li> <li>• Specify another option file.</li> </ul>
Add Place & Route Options File	This option opens the Select Place & Route option file dialog box where you browse for an existing place & route options file. See <a href="#">Running P&amp;R Automatically after Synthesis, on page 492</a> for information about using this feature.
Existing Options File	

Command	Description
Add Place & Route Options File Create New Options File	This option opens the Create Place & Route Options File dialog box where you specify a new place & route options file. See <a href="#">Running P&amp;R Automatically after Synthesis, on page 492</a> for information about creating a new options file.




Once the par implementation is created, then you can right-click and perform any of the following options:

- P&R Options—See [Options for Place & Route Jobs Popup Menu Command](#), on page 327.
- Add Place & Route Job—See [Add P&R Implementation Popup Menu Command](#), on page 325.
- Run Place & Route Job—Runs the place-and-route job.

## Options for Place & Route Jobs Popup Menu Command

You can select a place-and-route job for a particular implementation, easily change options and then rerun the job. These options are the same found on the Options for Place & Route on Implementation dialog box. For a description of these options, see [Add P&R Implementation Popup Menu Command, on page 325](#).



# RTL and Technology Views Popup Menus

Some commands are only available from the popup menus in the RTL and Technology views, but most of the commands are duplicates of commands from the HDL Analyst, Edit, and View menus. The popup menus in the RTL and Technology views are nearly identical. See the following:

- [Hierarchy Browser Popup Menu Commands](#), on page 329
- [RTL View and Technology View Popup Menu Commands](#), on page 329

## Hierarchy Browser Popup Menu Commands

The following commands become available when you right-click in the Hierarchy Browser of an RTL or Technology view. The Filter, Hide Instances, and Unhide Instances commands are the same as the corresponding commands in the HDL Analyst menu. The following commands are unique to this popup menu.

Command	Description
Collapse All	Collapses all trees in the Hierarchy Browser.
Filter	Highlights and filters objects such as ports, instances, and primitives in the HDL analyst window.
Reload	Refreshes the Hierarchy Browser. Use this if the Hierarchy Browser and schematic view do not match.
Hide/Unhide Instances	Hides or unhides selected instances in the HDL analyst window. For more information on hidden instances, see <a href="#">Hidden Hierarchical Instances</a> , on page 113.

## RTL View and Technology View Popup Menu Commands

The commands on the popup menu are context-sensitive, and vary depending on the object selected, the kind of view, and where you click. In general, if you have a selected object and you right-click in the background, the menu includes global commands as well as selection-specific commands for the objects.

Most of the commands duplicate commands available on the HDL Analyst menu (see [HDL Analyst Menu](#), on page 264). The following table lists the unique commands.

<b>Common Commands</b>	
<b>Command</b>	<b>See...</b>
Show Critical Path	<a href="#">HDL Analyst Menu: Timing Commands</a> , on page 271
Timing Analyst	<a href="#">HDL Analyst Menu: Timing Commands</a> , on page 271
Find	<a href="#">Find Command (HDL Analyst)</a> , on page 155
Filter Schematic	<a href="#">HDL Analyst Menu: Filtering and Flattening Commands</a> , on page 267
Push/Pop Hierarchy	<a href="#">HDL Analyst Menu: RTL and Technology View Submenus</a> , on page 264
Select All Schematic	<a href="#">HDL Analyst Menu: Selection Commands</a> , on page 275
Select All Sheet	<a href="#">HDL Analyst Menu: Selection Commands</a> , on page 275
Unselect All	<a href="#">HDL Analyst Menu: Selection Commands</a> , on page 275
Flatten Schematic	<a href="#">HDL Analyst Menu: Filtering and Flattening Commands</a> , on page 267
Unflatten Current Schematic	<a href="#">HDL Analyst Menu: Filtering and Flattening Commands</a> , on page 267
HDL Analyst Options	<a href="#">HDL Analyst Options Command</a> , on page 289
SCOPE->Edit Attributes (object <name>)	Opens a SCOPE window where you can enter attributes for the selected object. It displays the Select Constraint File dialog box ( <a href="#">Edit Attributes Popup Menu Command</a> , on page 334), where you select the constraint file to edit. If no constraint file exists, you are prompted to create one.

SCOPE->Edit Compile Point Constraints (module <module name>)

For technologies that support compile points, it opens a SCOPE window where you can enter constraints for the selected compile point. It displays the Select Compile Point Definition File dialog box and lets you create or edit a compile-point constraint file for the selected region or instance. See [Edit Attributes Popup Menu Command](#), on page 334.

SCOPE->Edit Module Constraints (module <module name>)

Opens a SCOPE window so you can define module constraints for the selected module). If you do not have a constraint file, it prompts you to create one. The file created is a separate, module-level constraint file.

### Instance Selected

#### Command

#### See...

Isolate Paths	<a href="#">Isolate Paths</a> , on page 272
Expand Paths	<a href="#">Hierarchical-&gt;Expand Paths</a> , on page 266
Current Level Expand Paths	<a href="#">Current Level-&gt;Expand Paths</a> , on page 267.
Show Context	<a href="#">Show Context</a> , on page 272
Hide Instance	<a href="#">Hide Instances</a> , on page 272
Unhide Instance	<a href="#">Unhide Instances</a> , on page 272
Show All Hier Pins	<a href="#">Show All Hier Pins</a> , on page 273
Dissolve Instance	<a href="#">Dissolve Instances</a> , on page 273
Dissolve to Gates	<a href="#">Dissolve to Gates</a> , on page 273

### Port Selected

#### Command

#### See...

Expand to Register/Port	<a href="#">Hierarchical-&gt;Expand to Register/Port</a> , on page 266
Expand Inwards	<a href="#">Hierarchical-&gt;Expand Inwards</a> , on page 266
Current Level->Expand	<a href="#">Current Level-&gt;Expand</a> , on page 266
Current Level->Expand to Register/Port	<a href="#">Current Level-&gt;Expand to Register/Port</a> , on page 267

---

Current Level->Expand Paths	<a href="#">Current Level-&gt;Expand Paths</a> , on page 267
Properties	<a href="#">Properties Popup Menu Command</a> , on page 333

---

### Net Selected


Command	See...
Goto Net Driver	<a href="#">Hierarchical-&gt;Goto Net Driver</a> , on page 266
Select Net Driver	<a href="#">Hierarchical-&gt;Select Net Driver</a> , on page 266
Select Net Instances	<a href="#">Hierarchical-&gt;Select Net Instances</a> , on page 266
Current Level->Goto Net Driver	<a href="#">Current Level-&gt;Goto Net Driver</a> , on page 267
Current Level->Select Net Driver	<a href="#">Current Level-&gt;Select Net Driver</a> , on page 267
Current Level->Select Net Instances	<a href="#">Current Level-&gt;Select Net Instances</a> , on page 267
Set Net Color	Sets the color of the selected net from a color pallet. For details, see <a href="#">Set Net Color Popup Menu Command</a> , on page 332.

---

## Set Net Color Popup Menu Command

The set net color command sets the color of the selected net in the HDL Analyst for the current session. To use the command, select the desired net or nets in the RTL view and select set net color from the popup menu to display the dialog box.






Double click on the corresponding color in the Color column to display the color pallet and then double click the desired color and click OK. Nets can be grouped and assigned to the same color by selecting the same group number in the Group Number column.

## Properties Popup Menu Command


The software displays property information about the selected object when you right-click on a net, instance, pin, or port in a HDL Analyst view. See [Visual Properties Panel, on page 294](#) or [Viewing Object Properties, on page 206](#) in the *User Guide* for more information about viewing object properties.



Lists pins, if the selected object is an instance or net.  
Lists bits, if the selected object is a port.

## Edit Attributes Popup Menu Command

You use the Select a Constraint File dialog box to choose or create a constraint file. You can open the constraint file and edit it. For technologies that support the compile points, it lets you create or edit a compile-point constraint file for the selected region or instance.



For more information about creating constraint files, see [Specifying Timing Exceptions](#), on page 126 of the *User Guide*.

# Index

---

## Symbols

- `_SEARCHFILENAMEONLY_` directive [201](#)
- `!` character, find command [104](#)
- `?` wildcard
  - Timing Analyzer [262](#)
- `.srr` file
  - See log file
- `.srs` file
  - See srs file

## Numerics

- 64-bit mapping [186](#)

## A

- aborting a synthesis run [210](#)
- About this program command [306](#)
- add files
  - `-include` tcl argument [17](#)
- Add Implementation command [170](#)
- Add P&R Implementation command [325](#)
- Add Place & Route Options File command [326](#)
- Add Place and Route Job command [325](#)
- Add Source File command [170](#)
- `add_file` Tcl command [16](#)
- `add_folder` Tcl command [19](#)
- `add_to_collection` command [131](#)
- Additional Products command [305](#)
- annotated properties for analyst
  - object properties for filtering [101](#)
- `append_to_collection` command [133](#)
- archive utility
  - `_SEARCHFILENAMEONLY_` directive [201](#)
  - `copy` tcl command [44](#)
  - `unarchive` tcl command [44](#)
- Arrange VHDL files command [206](#)
- asynchronous clock report

- generation option [254](#)
- auto constraints
  - Maximize option (Constraints tab) [188](#)

## B

- Back command [164](#)
- batch mode [83](#)
- Build Project command [146](#)
- bus bundling [291](#)
- buses
  - compressed display [291](#)
  - enabling bit range display [290](#)
  - hiding in flattened Technology views [291](#)
- By any transition command [165](#)
- By input transitions command [164](#)
- By output transitions command [164](#)

## C

- `c_symdiff` command, examples [114](#)
- camera mouse pointer [146](#)
- case sensitivity, Tcl find command [96](#)
- cell interior display, enabling/disabling [291](#)
- Change File command [170](#)
- Change Implementation Name command [317](#)
- Check Resource Center Messages command [301](#)
- `check_fdc_query` command [20](#)
- `check_fdc_query` Tcl command [20](#)
- Clear Parameters command [310](#)
- clock alias [258](#)
- clock as object [258](#)
- Close command [146](#)
- Close Project command [146](#)
- Collapse All command [329](#)
- collection commands
  - `c_diff` [110](#)
  - `c_intersect` [111](#)
  - `c_list` [112](#)

- c\_print [113](#)
- c\_symdiff [113](#)
- c\_union [114](#)
- collections
  - Synopsys standard commands [130](#)
- commands
  - accessing [146](#)
  - Add Place & Route Job [325](#)
  - Hierarchy Browser [329](#)
  - menu
    - See individual command entries
  - set\_modules (Tcl) [116](#)
  - Tcl
    - See Tcl commands
  - Tcl collection [109](#)
  - Tcl command equivalents [12](#)
  - Tcl expand [106](#)
  - Tcl find [90](#)
- Comment Code command [152](#)
- Compile Only command [205](#)
- compile point constraints
  - editing [331](#)
- compiler directive
  - \_SEARCHFILENAMEONLY\_ [201](#)
- compiler directives
  - IGNORE\_VERILOG\_BLACKBOX\_GUTS [199](#)
  - UI option [196](#)
  - Verilog [197](#)
- Configure External Programs command [294](#)
- Configure Mapper Parallel Job command [276](#)
- Configure Verilog Compiler command [276](#)
- Configure VHDL Compiler command [276](#)
- Configure Watch command [310](#)
- connectivity, enabling bit range display [290](#)
- constraint files
  - editing compile point files [331](#)
- constraint\_file Tcl command [24](#)
- constraints
  - automatic. See auto constraints
  - check constraints [206](#)
- Constraints panel
  - Implementation Options dialog box [187](#)
- constraint checker
  - check\_fdc\_query command [20](#)
- context-sensitive popup menus
  - See popup menus
- Copy command [151](#)
- Copy File command [316](#)

- Copy Implementation command [318](#)
- copy\_collection command [135](#)
- copying image
  - Create Image command [146](#)
- Create Image command [146](#)
- Create Place & Route Options file dialog box [327](#)
- critical paths
  - creating new schematics [265](#)
  - custom timing reports [253](#)
  - finding [271](#)
  - Timing Report panel, Implementation Options dialog box [191](#)
- Customize command [276](#)
- customizing
  - project files [280](#)
- Cut command [151](#)

## D

- Delete all bookmarks command [152](#)
- design parameters (Verilog)
  - extracting [197](#)
- Device panel
  - Conservative Register Optimization [67](#)
  - Implementation Options dialog box [184](#)
- dialog boxes
  - Implementation Options [183](#)
- directive
  - IGNORE\_VERILOG\_BLACKBOX\_GUTS [199](#)
- directives
  - \_SEARCHFILENAMEONLY\_ [201](#)
  - beta features [200](#)
  - ignore syntax check [199](#)
  - specifying for the compiler (Verilog) [197](#)
- disabling sequential optimizations [66](#)
- display settings
  - Project view [280](#)
- Dissolve Instances command [273](#)
- Dissolve to Gates command [273](#)
- dissolving instances [273](#)
- duplicate modules (Verilog)
  - Tcl option [62](#)

## E

- Edit Attributes command [330](#)
- Edit Compile Point Constraints command [331](#)

- Edit menu 151
    - Advanced submenu 152
  - Edit Module Constraints command 331
  - Editor Options command 276
  - Enable Slack Margin 258
  - encoding
    - enumeration, default (VHDL) 193
  - encryptIP script 25
    - command-line arguments 26
    - output methods 27
    - syntax 26
  - encryptP1735 script 29
    - command-line arguments 29
    - syntax 29
  - enumeration encoding, default (VHDL) 193
  - environment variables
    - accessing, get\_env Tcl command 32
  - examples
    - Tcl find command syntax 97
  - Exit command 147
  - Expand command
    - current level 266
    - hierarchical 266
  - Expand Inwards command 266
  - Expand Paths command
    - current level 267
    - hierarchical 266
  - Expand to Register/Port command
    - current level 267
    - hierarchical 266
  - expanding
    - paths between schematic objects 266
  - export project Tcl command 30
  - Extract Parameters 197
- ## F
- FDC
    - standard collection commands 130
  - File menu
    - Recent Projects submenu 147
  - File Options command 321
  - files
    - .ta. *See also* timing report file 255
    - adding to project 16, 171
    - constraint 24
    - copying 316, 317
    - include 17
    - log. *See* log file
    - opening recent project 147
    - organization into folders 281
    - project 51
    - removing from project 170
    - replacing in project 173
    - srs *See* srs file
    - stand-alone timing report (.ta) 252
    - temporary 274
    - timing report. *See also* timing report file 255
  - Filter Schematic command 267
    - popup menu 311
  - filtering
    - critical paths 271
    - FSM states and transitions 164
    - paths from pins or ports 272
    - selected objects 267
    - timing reports 254
  - Find again command 152
  - Find command
    - HDL Analyst 155
    - Text Editor 151
  - find command
    - batch mode 40
    - filter properties 101
  - finding
    - critical paths 271
  - Flatten Current Schematic command
    - filtered schematic 269
    - unfiltered schematic 268
  - Flattened Critical Path command 265
  - flattened schematic, creating 265
  - Flattened to Gates View command 265
  - Flattened View command 265
  - flattening
    - instances 273
    - schematics 268
  - Floating License Usage command 305
  - folders
    - adding to project 19
    - folders for project files 281
  - foreach\_in\_collection command 136
  - Forward command 164
  - FPGA Implementation Tools command 301
  - from points
    - object search order (Timing Analyzer) 258
    - timing analyzer 258
  - FSM Explorer command 206

- FSM Table command [165](#)
- FSM Viewer
  - popup menu [313](#)
  - popup menu commands [313](#)
- FSMs
  - optimizing with FSM Compiler [69](#)
- Full View command [163](#)

## G

- get\_env Tcl command [32](#)
- get\_object\_name command [138](#)
- get\_option Tcl command [32](#)
- Go to SolvNet command [301](#)
- Goto command [152](#)
- Goto Net Driver command
  - current level [267](#)
  - hierarchical [266](#)
- gui
  - synthesis software [10](#)

## H

- HDL Analyst
  - Find command [155](#)
  - Visual Properties [164](#)
- HDL Analyst menu [264](#)
  - Current Level submenu [266](#)
  - Hierarchical submenu [266](#)
  - RTL submenu [265](#)
  - Select All Schematic submenu [275](#)
  - Select All Sheet submenu [275](#)
  - Technology submenu [265](#)
- HDL Analyst Options command [276](#)
- HDL Analyst tool
  - displaying timing information [271](#)
- HDL parameter overrides [34](#)
- hdl\_define Tcl command [33](#)
- hdl\_param Tcl command [34](#)
- Help command [305](#)
- Help menu [305](#)
- Hide Instances command [272](#)
- hiding instances [272](#)
- Hierarchical Critical Path command [265](#)
- Hierarchical View command [265](#)
- hierarchy
  - flattening [268](#)
- Hierarchy Browser
  - commands [329](#)

- popup menu [329](#)
  - refreshing [329](#)
- hierarchy browser
  - enabling/disabling display [291](#)
- How to Use Help command [305](#)

## I

- impl Tcl command [36](#)
- implementation options
  - Options Panel [185](#)
- Implementation Options command [170](#), [183](#)
- Implementation Options dialog box [174](#), [183](#)
  - Constraints panel [187](#)
  - Device panel [184](#)
  - Options panel [185](#)
  - Place and Route panel [204](#)
  - Timing Report panel [191](#)
  - Verilog panel [195](#)
  - VHDL panel [192](#)
- implementation options, device
  - partdata tcl command [41](#)
- Implementation Results panel
  - Options for implementation dialog box [189](#)
- implementations
  - creating [170](#)
  - naming [317](#)
- Import IP
  - commands [204](#)
- Import IP menu [204](#)
- include command
  - verilog library directories [197](#)
- include files [17](#)
- index\_collection command [139](#)
- instances
  - dissolving [273](#)
  - expanding paths between [266](#)
  - expansion maximum limit [291](#)
  - expansion maximum limit (per filtered sheet) [293](#)
  - expansion maximum limit (per unfiltered sheet) [293](#)
  - finding by name [151](#)
  - hiding and unhiding [272](#)
  - isolating paths through [272](#)
  - making transparent [273](#)
  - name display [290](#)
  - selecting all in schematic [275](#)
- Instances command

schematic selection [275](#)  
 sheet selection [275](#)

## IP

license queuing syntax [84](#)  
 IP cores (SYNCore)  
   building ram models [213](#)  
 Isolate Paths command [272](#)

## J

Job Status command [207](#), [210](#)  
 job tcl command [37](#)

## L

labels, displaying [290](#)  
 Launch Identify Instrumentor command  
   [207](#), [211](#), [212](#)  
 levels  
   See hierarchy  
 license  
   floating [305](#)  
   saving [306](#)  
   specifying in batch mode [83](#)  
 License Agreement command [305](#)  
 license queuing [84](#)  
 License Request command [305](#)  
 Limit Number of Paths [258](#)  
 Linux, 64-bit mapping [186](#)  
 Log File  
   HTML [167](#)  
   text [167](#)  
 log file  
   displaying [163](#)  
   Tcl commands for filtering [86](#)  
 Log File command  
   View menu [167](#)  
 Log Watch Window command [163](#)  
 log\_filter Tcl command  
   syntax [38](#)  
 log\_report Tcl command [39](#)  
 Lowercase command [152](#)

## M

maximum parallel jobs [279](#)  
 memory compiler [213](#)  
 memory, saving [274](#)  
 menubar [10](#)

## Menus

Import IP [204](#)  
 menus  
   context-sensitive  
     See popup menus  
   Edit [151](#)  
   HDL Analyst [264](#)  
   Help [305](#)  
   Options [276](#)  
   popup  
     See popup menus  
   Project [170](#)  
   Run [205](#)  
   View [162](#)  
 Messages  
   Tcl Window command [162](#)  
 messages  
   Resource Center [301](#)  
 Mouse Stroke Tutor command [305](#)  
 multiple drivers  
   resolving [73](#)  
 Multiple File Compilation Unit  
   Verilog panel [196](#)  
 multiple projects  
   displaying project files [282](#)  
 MultiProcessing  
   Continue on Error mode [278](#)  
 multiprocessing  
   maximum parallel jobs [279](#)

## N

net drivers  
   displaying and selecting [266](#)  
 netlist formats  
   Implementation Options dialog box,  
     Implementation Results panel [190](#)  
 nets  
   expanding hierarchically from pins and  
     ports [266](#)  
   finding by name [151](#)  
   selecting instances on [266](#)  
 New command [146](#)  
 New Implementation command [174](#)  
 New Project command [146](#)  
 Next Bookmark command [152](#)  
 Next Error command [208](#)  
 Next Sheet command [164](#)  
 Normal View command [163](#)

## O

- object prefixes
  - Tcl find command [94](#)
- object properties
  - annotated properties for analyst [101](#)
- object search order (Timing Analyzer) [258](#)
- object types
  - Tcl find command [94](#)
- objects
  - displaying compactly [291](#)
  - expanding paths between [266](#)
  - filtering [267](#)
  - unselecting
    - all in schematic [275](#)
- Online Documents command [305](#)
- Open command
  - File menu [146](#)
- Open Project command [146](#)
- open\_design command [40](#)
- open\_file command [41](#)
- opening
  - project [146](#)
- operators
  - Tcl collection [109](#)
- option settings
  - reporting [32](#)
- options
  - setting [57](#)
- Options for implementation dialog box
  - Implementation Results panel [189](#)
- Options menu [276](#)
- Options panel
  - Implementation Options dialog box [185](#)
- output files
  - log. *See* log file
  - srs
    - See* srs file
- overriding FSM Compiler [66](#)
- Overview of the Synopsys FPGA Synthesis Tools [10](#)

## P

- Pan command [163](#)
- parameters
  - overriding HDL [34](#)
  - SYNCore adder/subtractor [235](#)
  - SYNCore byte-enable RAM [228](#)
  - SYNCore counter [239](#)
  - SYNCore FIFO [215](#)
  - SYNCore RAM [224](#)
  - SYNCore ROM [231](#)
- partdata tcl command [41](#)
- Paste command [151](#)
- path filtering [258](#)
- paths
  - expanding hierarchically from pins and ports [266](#)
- pins
  - displaying names [290](#)
  - displaying on transparent instances [273](#)
  - expanding hierarchically from [266](#)
  - expanding paths between [266](#)
  - isolating paths from [272](#)
  - maximum on schematic sheet [293](#)
- place & route
  - run from the synthesis tool [326](#)
- Place & Route options file [326](#)
- place & route options file
  - specifying [326](#)
- Place and Route panel
  - Implementation Options dialog box [204](#)
- place and route tcl commands
  - job [37](#)
- pointers, mouse
  - zoom [163](#)
- popup menus
  - FSM Viewer [313](#)
  - Hierarchy Browser [329](#)
  - Project view [315](#)
  - RTL view [329](#)
  - Tcl window [310](#)
  - Technology view [329](#)
- ports
  - displaying names [290](#)
  - expanding hierarchically from [266](#)
  - expanding paths between [266](#)
  - finding by name [151](#)
  - isolating paths from [272](#)
  - selecting all in schematic [275](#)
- Ports command
  - schematic [275](#)
  - sheet [275](#)
- preferences
  - project file display [280](#)
- Preferred License Selection command [306](#)
- prefixes



- Timing Analyzer points [258](#)
- Previous bookmark command [152](#)
- Previous Error/Warning command [208](#)
- Previous Sheet command [164](#)
- primitives
  - internal logic, displaying [291](#)
- Print command [146](#)
- Print Setup command [146](#)
- printing
  - view [146](#)
- printing image
  - Create Image command [146](#)
- program\_terminate command [42](#)
- program\_version command [43](#)
- project files
  - organization into folders [281](#)
- Project menu [170](#)
  - commands [170](#)
- Project Options command [319](#)
- project Tcl command [43](#)
- Project view
  - display settings [280](#)
  - popup menu [315](#)
  - setting up [280](#)
- Project View Options command [276](#)
- project\_data Tcl command [50](#)
- project\_file Tcl command [51](#)
- projects
  - adding files [171](#)
  - closing [146](#)
  - creating (Build Project) [146](#)
  - creating (New) [146](#)
  - displaying multiple [282](#)
  - opening [146](#)
- properties
  - find command [101](#)
  - project [50](#)
- Push Tristates
  - Verilog panel [196](#)
- Push/Pop Hierarchy command [164](#)

## Q

- quitting a synthesis run [210](#)

## R

- recent projects, opening [147](#)
- recording command [54](#)

- Redo command [151](#)
- Refresh command [310](#)
- regular expressions
  - Tcl find command [94](#)
- Reload command [329](#)
- Remove Files From Project command [170](#)
- Remove Implementation command [318](#)
- remove\_from\_collection command [141](#)
- Replace command
  - Text Editor [152](#)
- replacing
  - text [160](#)
- report\_clocks command [55](#)
- reports
  - timing report (.ta file) [252](#)
- Resolve Multiple Drivers option [73](#)
- Resource Center
  - See Technical Resource Center
- resource sharing
  - Resource Sharing option [187](#)
- Resynthesize All command [205](#)
- RTL view
  - displaying [41](#)
  - opening hierarchical view [265](#)
  - popup menu [329](#)
  - popup menu commands [329](#)
  - printing [146](#)
- Run All Implementations command [207](#)
- Run menu [205](#)
- Run Tcl Script command [207](#), [208](#)
- running place & route [326](#)

## S

- sar file
  - Archive Project command [175](#)
- Save All command [146](#)
- Save As command [146](#)
- Save command [146](#)
- schematic objects
  - displaying compactly [291](#)
  - expanding paths between [266](#)
  - filtering [267](#)
  - unselecting all [275](#)
- schematics
  - displaying labels [290](#)
  - flattening [268](#)
  - navigating sheets [163](#)

- opening hierarchical RTL 265
- sheet connectors 291
- unselecting objects 275
- SCOPE spreadsheet
  - popup menu commands 310
- sdc
  - standard sdc collection commands 130
- Select All command 152
- Select All States command 165
- Select in Analyst command 311
- Select Net Driver command
  - current level 267
  - hierarchical 266
- Select Net Instances command
  - current level 267
  - hierarchical 266
- Select Place & Route option file dialog box 326
- Selected command 164
- sequential optimizations
  - disabling 66
- Set Library command 170
- Set Slack Margin command 271
- Set VHDL Library command 170
- set\_option
  - Resolve Multiple Drivers 73
- set\_option Tcl command 57
- settings
  - reporting option 32
- sheet connectors 291
- Show All Hier Pins command 273
- Show Compile Points command 317, 319
- Show Context command 272
- Show Critical Path command 271
- Show Timing Information command 271
- sizeof\_collection command 143
- slack
  - margin
    - setting 271
  - slack margin 258
- SolvNet support 296
- SolvNet Support command 296
- srm file
  - hidden logic not saved 274
- srr file
  - See log file
- srs file
  - hidden logic not saved
- start/end points
  - Timing Report panel, Implementation Options dialog box 191
- state machines
  - See also FSM Compiler, FSM viewer, FSMs.
  - displaying in FSM viewer 275
  - filtering states and transitions 164
- Status Bar command 162
- stopping a synthesis run 210
- Submit Support Request command 296
- symbols
  - enabling name display 290
  - finding by name 151
- syn\_tristatetomux attribute
  - effect of tristate pushing 204
- SYNCore
  - adder/subtractor parameters 235
  - byte-enable RAM parameters 228
  - counter parameters 239
  - FIFO parameters 215
  - RAM parameters 224
  - ROM parameters 231
- SYNCore wizard 213
- Synopsys FPGA implementation tools
  - product information 301
- Synopsys FPGA products 301
- Synopsys FPGA Synthesis Tools
  - overview 10
- Synopsys Home Page command 301
- Synopsys Training Page command 301
- synplify command-line command 83
- Synplify Pro tool
  - user interface 10
- Synplify tool
  - user interface 10
- synplify\_pro command-line command 83
- Syntax Check command 206
- synthesis
  - stopping 210
- Synthesis Check command 206
- synthesis jobs
  - monitoring 210
- synthesis software
  - gui 10
- synthesis\_off directive, handling 193
- synthesis\_on directive, handling 193
- Synthesize command 205
- SystemVerilog 196

## T

### Tcl

- c\_diff collection command [110](#)
- c\_intersect collection command [111](#)
- c\_list collection command [112](#)
- c\_print collection command [113](#)
- c\_syndiff collection command [113](#)
- c\_union collection command [114](#)
- collection commands [109](#)
- set\_modules collection command [116](#)
- verilog argument [16](#)
- vhdl argument [16](#)

### Tcl (Tool Command Language) [8](#)

#### tcl argument

- \_include [17](#)

### Tcl collection commands [109](#)

- c\_diff [110](#)
- c\_intersect [111](#)
- c\_list [112](#)
- c\_print [113](#)
- c\_syndiff [113](#)
- c\_union [114](#)
- set\_modules [116](#)

### Tcl collection operators [109](#)

#### Tcl commands

- add\_file [16](#)
- add\_folder [19](#)
- constraint\_file [24](#)
- get\_env [32](#)
- get\_option [32](#)
- hdl\_param [34](#)
- impl [36](#)
- log file commands [86](#)
- project [43](#)
- project\_data [50](#)
- project\_file [51](#)
- set\_option [57](#)

#### Tcl conventions [8](#)

### Tcl expand command [106](#)

### Tcl find command [90](#)

- case sensitivity [96](#)
- examples [97](#)
- object prefixes [94](#)
- object types [94](#)
- regular expression syntax [94](#)
- special characters [94](#)
- syntax [91](#)
- wildcards [94](#)

### TCL Help command [305](#)

### Tcl Script

- Tcl Window command [162](#)

### Tcl scripts

- running [207](#), [208](#)

### Tcl window

- popup menu [310](#)

### Tcl Window command [162](#)

### Technical Resource Center

- accessing [301](#)
- setting options [304](#)
- setting type of update [304](#)
- specifying PDF reader (UNIX) [294](#)
- specifying web browser (UNIX) [294](#)
- update frequency [304](#)

### Technology view

- creating [265](#)
- popup menu [329](#)
- popup menu commands [329](#)
- printing [146](#)

### technology view

- displaying [41](#)

### text

- copying, cutting and pasting [151](#)
- replacing [160](#)

### Text Editor

- popup menu commands [311](#)
- printing [146](#)

### through points

- specifying for timing report [256](#)

### timing analyst

- generating report [252](#)

### timing analyzer

- wildcards [261](#)

### timing constraints

- checking [206](#)

### timing information, displaying (HDL Analyst

- tool) [271](#)

### timing report

- asynchronous clock report [254](#)
- defining through points [256](#)
- file (.ta) [252](#)
- specifying slack margin [258](#)
- using path filtering [258](#)

### timing report file

- generating custom [253](#)
- stand-alone [255](#)

### Timing Report panel

- Implementation Options dialog box [191](#)
- Number of Critical Paths [191](#)

- Start/End Points [191](#)
- timing reports
  - file. See [timing report file](#)
  - filtering [254](#)
  - parameters [252](#)
  - stand-alone [252](#)
  - stand-alone (.ta file) [252](#)
- Tip of the Day command [306](#)
- to points [258](#)
- Timing Analyzer [258](#)
- Toggle bookmark command [152](#)
- Toolbars command [162](#)
- tooltips
  - displaying [166](#)
- transparent instances
  - displaying pins [273](#)
- tristates
  - pushing tristates, description [202](#)
  - pushing tristates, example [202](#)
  - pushing tristates, pros and cons [203](#)

## U

- Uncomment Code [152](#)
- Undo command [151](#)
- Unfilter command [165](#)
- unfiltering [272](#)
  - FSM diagram [165](#)
  - schematic [272](#)
- Unflatten Current Schematic command [269](#)
- Unhide Instances command [272](#)
- unhiding hidden instance [272](#)
- UNIX
  - configure external programs [277](#)
- Unselect All command [275](#)
- View menu (FSM Viewer) [165](#)
- updates from the Resource Center [301](#)
- Uppercase command [152](#)
- user interface
  - Synplify Pro tool [10](#)
  - Synplify tool [10](#)

## V

- variables
  - accessing, get\_env Tcl command [32](#)
  - reporting [32](#)
- VCS Simulator command [207](#)
- Vendor Constraints

- Implementation Results panel, Implementation Options dialog box [190](#)
- writing [190](#)
- vendor-specific Tcl commands [86](#)
- Verilog
  - 'ifdef and 'define statements [197](#)
  - allow duplicate modules (Tcl option) [62](#)
  - beta features [200](#)
  - compiler, configuring [276](#)
  - extract design parameters [197](#)
  - library directories [197](#)
  - specifying compiler directives [197](#)
- Verilog 2001
  - Verilog panel [196](#)
- verilog argument
  - Tcl [16](#)
- Verilog include files
  - using \_SEARCHFILENAMEONLY\_ directive [201](#)
- Verilog panel [196](#)
  - Implementation Options dialog box [195](#)
  - Multiple File Compilation Unit [196](#)
  - options [196](#)
  - Push Tristates [196](#)
  - SystemVerilog [196](#)
- version information [306](#)
- VHDL
  - compiler, configuring [276](#)
  - enumeration encoding, default [193](#)
  - ignoring code with synthesis off/on [193](#)
- vhdl argument
  - Tcl [16](#)
- VHDL libraries
  - setting up [174](#)
- VHDL panel
  - Implementation Options dialog box [192](#)
- View FSM command [275](#)
- View FSM Info File command [275](#)
- View Log File command [163](#)
- View menu [162](#)
  - Filter submenu [164](#)
  - Log File command [167](#)
  - RTL and Technology view commands [163](#)
- View Result File command [163](#)
- View Sheets command [164](#)
- Visual Properties command [164](#)

---

## W

web browser, specifying for UNIX [294](#)

web updates [301](#)

wildcards

- Tcl find command [93](#), [94](#)

- text Find [153](#)

- text replacement [161](#)

- timing analyzer [261](#)

Windows, 64-bit mapping [186](#)

Write Output Netlist Only command [206](#)

## Z

zoom mouse pointer [163](#)

Zoom Out command [163](#)

:

---