



а 🔨 Міскоснір company

Microsemi Headquarters One Enterprise, Aliso Viejo, CA 92656 USA Within the USA: +1 (800) 713-4113 Outside the USA: +1 (949) 380-6100 Sales: +1 (949) 380-6136 Fax: +1 (949) 215-4996 Email: sales.support@microsemi.com www.microsemi.com

©2021 Microsemi, a wholly owned subsidiary of Microchip Technology Inc. All rights reserved. Microsemi and the Microsemi logo are registered trademarks of Microsemi Corporation. All other trademarks and service marks are the property of their respective owners. Microsemi makes no warranty, representation, or guarantee regarding the information contained herein or the suitability of its products and services for any particular purpose, nor does Microsemi assume any liability whatsoever arising out of the application or use of any product or circuit. The products sold hereunder and any other products sold by Microsemi have been subject to limited testing and should not be used in conjunction with mission-critical equipment or applications. Any performance specifications are believed to be reliable but are not verified, and Buyer must conduct and complete all performance and other testing of the products, alone and together with, or installed in, any end-products. Buyer shall not rely on any data and performance specifications or parameters provided by Microsemi. It is the Buyer's responsibility to independently determine suitability of any products and to test and verify the same. The information provided by Microsemi hereunder is provided "as is, where is" and with all faults, and the entire risk associated with such information is entirely with the Buyer. Microsemi does not grant, explicitly or implicitly, to any party any patent rights, licenses, or any other IP rights, whether with regard to such information itself or anything described by such information. Information provided in this document or to any products and services at any time without notice.

About Microsemi

Microsemi, a wholly owned subsidiary of Microchip Technology Inc. (Nasdaq: MCHP), offers a comprehensive portfolio of semiconductor and system solutions for aerospace & defense, communications, data center and industrial markets. Products include high-performance and radiation-hardened analog mixed-signal integrated circuits, FPGAs, SoCs and ASICs; power management products; timing and synchronization devices and precise time solutions, setting the world's standard for time; voice processing devices; RF solutions; discrete components; enterprise storage and communication solutions, security technologies and scalable anti-tamper products; Ethernet solutions; Power-over-Ethernet ICs and midspans; as well as custom design capabilities and services. Learn more at www.microsemi.com.



Contents

1	Revisi	on History
	1.1	Revision 10.0
	1.2	Revision 9.0
	1.3	Revision 8.0
	1.4	Revision 7.0
	1.5	Revision 6.0
	16	Revision 5.0
	17	Revision 4.0
	1.7	Revision 3.0
	1.0	Povision 2.0
	1.9	
_	1.10	Revision 1.0
2	Prefac	e2
	2.1	Purpose
	2.2	Intended Audience
	2.3	References
2	Intorfo	wing SmortEucien? SOC and ICLOO? EBCA with External LEDDR Memory
3	through	icing Smanrusionz SOC and IGLOOZ FPGA with External LPDDR Memory
	throug	
	3.1	Introduction
	3.2	Design Requirements
	3.3	Prerequisites
	3.4	Demo Design
		3.4.1 Features
		3.4.2 Description
	3.5	Running Simulation
		3.5.1 Simulation Setup
	26	S.S.Z Rulling the Simulation
	3.0	Setting Up the Paridea
	3.7	
	3.8	Running the Hardware Demo
	3.9	Steps to Run GUI
	3.10	Performing a Single Data Transfer
	3.11	Performing Burst Data Transfer
	3.12	Conclusion
4	Apper	idix 1: Programming the Device Using FlashPro Express
5	Apper	ndix 2: Configuring MDDR Controller
	5.1	MDDR Configuration Tab
		5.1.1 General
		5.1.2 Memory Initialization
		5.1.3 Memory Timing
	5.2	eNVM
6	Apper	ndix 3: Finding Correct COM Port Number when Using USB 3.0
7	Apper	dix 4: Performing Write/Read Operation when Non 64-bit Aligned Address is

						C	IVIICro	semi
						a 🕥	MICROCHIP C	ompany
Provided	 	 	 	 	 			38

. ...



Figures

Figure 1	IGLOO2 Demo Design Files - Top-Level Structure	4
Figure 2	SmartFusion2 Demo Design Files - Top-Level Structure	4
Figure 3	MDDR Demo Design Block Diagram - IGLOO2	5
Figure 4	MDDR Demo Design Block Diagram - SmartFusion2	6
Figure 5	IGL2_MDDR_Demo SmartDesign	8
Figure 6	SF2_MDDR_Demo SmartDesign	8
Figure 7	MDDR_Demo_0 SmartDesign Component - IGLOO2	9
Figure 8	MDDR_Demo_top_0 SmartDesign Component - SmartFusion2	. 10
Figure 9	UART_IF_0 SmartDesign Component - IGLOO2	. 11
Figure 10	UART IF 0 SmartDesign Component - SmartFusion2	. 11
Figure 11	AXI LPDDR Simulation SmartDesign Testbench - IGLOO2	. 12
Figure 12	AXI LPDDR Simulation SmartDesign Testbench - SmartFusion2	. 12
Figure 13	DO File Settings	. 13
Figure 14	Waveforms Settings	. 13
Figure 15	Invoking Organize Stimulus Files Window	. 14
Figure 16	Organize Stimulus Files Window - IGLOO2	. 14
Figure 17	Organize Stimulus Files Window SmartFusion2	. 15
Figure 18	Transcript Window	16
Figure 19	Single Write and Read Operation	. 17
Figure 20	16-Beat AXI Burst Write and Read	. 17
Figure 21	IGLOO2 Evaluation Kit Board	18
Figure 22	SmartFusion2 Security Evaluation Kit	. 19
Figure 23	USB Serial 2.0 Port Properties - IGLOO2	. 20
Figure 24	USB Serial 2.0 Port Properties - SmartFusion2	. 20
Figure 25	MDDR Demo Utility SmartFusion2 and IGLOO2	. 21
Figure 26	MDDR Demo- Connection Status SmartFusion2 and IGLOO2	. 22
Figure 27	Single Write Operation - SmartFusion2 and IGLOO2	. 22
Figure 28	Clear Data Field - SmartFusion2 and IGLOO2	. 23
Figure 29	Single Read Operation - SmartFusion2 and IGLOO2	. 23
Figure 30	Burst Write Operation - SmartFusion2 and IGLOO2	. 24
Figure 31	Burst Read Operation - SmartFusion2 and IGLOO2	. 24
Figure 32	FlashPro Express Job Project	. 25
Figure 33	New Job Project from FlashPro Express Job	. 26
Figure 34	Programming the Device	. 26
Figure 35	FlashPro Express—RUN PASSED	. 27
Figure 36	System Builder - Memories - MDDR Tab	. 28
Figure 37	System Builder MDDR Configuration (IGLOO2)– General Tab	. 29
Figure 38	System Builder MDDR Configuration (SmartFusion2)– General Tab	. 30
Figure 39	System Builder MDDR Configuration (IGLOO2)– Memory Initialization Tab	. 31
Figure 40	System Builder MDDR Configuration (SmartFusion2)– Memory Initialization Tab	32
Figure 41	System Builder MDDR Configuration (IGLOO2)– Memory Timing Tab	. 33
Figure 42	System Builder MDDR Configuration (SmartFusion2)– Memory Timing Tab	. 34
Figure 43	System Builder MDDR Configuration (SmartFusion2) – eNVM Tab	. 35
Figure 44	USB 3.0 Serial Port Properties - IGLOO2	. 36
Figure 45	USB 3.0 Serial Port Properties - SmartFusion2	. 37
Figure 46	Read Error Message - SmartFusion2/IGLOO2	. 37
Figure 47	Non 64-bit Aligned Address - SmartFusion2/IGLOO2	. 38
Figure 48	Converted 64-bit Aligned Address - SmartFusion2/IGLOO2	. 38
5	5	



Tables

Table 1	Design Requirements	3
Table 2	SmartFusion2 Security and IGLOO2 FPGA Evaluation Kit Jumper Settings	18



1 Revision History

The revision history describes the changes that were implemented in the document. The changes are listed by revision, starting with the most current publication.

1.1 **Revision 10.0**

Updated the document for Libero SoC v12.6.

1.2 Revision 9.0

The following is a summary of the changes made in this revision.

- Updated the document for Libero SoC v12.5.
- Removed the references to Libero version numbers.

1.3 Revision 8.0

Merged SmartFusion2 related content and updated the document for Libero SoC v12.2 software release.

1.4 Revision 7.0

Updated the document for Libero v11.8 SP2 software release.

1.5 Revision 6.0

Updated the document for Libero v11.7 software release changes (SAR 76992).

1.6 Revision 5.0

Changed MDDR_CLK: DDR_FIC_CLK ratio to 1:1 and updated Figure 6 on page 13, Figure 12 on page 17, and Figure 13 on page 17 (SAR 73229).

1.7 Revision 4.0

Updated the document for Libero v11.6 software release changes (SAR 72065).

1.8 Revision 3.0

Updated the document for Libero SoC v11.5 (SAR 65209).

1.9 Revision 2.0

Updated the document for Libero SoC v11.4.

1.10 Revision 1.0

Initial release.



2 Preface

2.1 Purpose

This demo guide describes the SmartFusion[®]2 SoC and IGLOO[®]2 FPGA devices. It provides instructions on how to use the corresponding reference design.

2.2 Intended Audience

This demo guide is intended for:

- FPGA designers
- System-level designers

2.3 References

The following documents are referred in this demo guide:

- UG0446: SmartFusion2 and IGLOO2 FPGA High Speed DDR Interfaces User Guide
- UG0448: IGLOO2 FPGA High Performance Memory Subsystem User Guide
- IGLOO2 System Builder User Guide
- UG0478: IGLOO2 Evaluation Kit User Guide
- CoreUART Handbook

For updates and additional information about the device information, visit https://www.microsemi.com/product-directory/fpga-soc/1638-fpgas



3.1 Introduction

This demo shows that the High-Performance Memory Subsystem (HPMS) and the Microcontroller Subsystem (MSS) Double Data Rate (DDR) controller accessing the external DDR Synchronous Dynamic Random Access Memory (SDRAM) memories in the SmartFusion2 and IGLOO2 devices.

This demo design has two parts:

- Using the simulation
- Using the SmartFusion2 Security or IGLOO2 Evaluation Kit

In the demo design, the Advanced eXtensible Interface (AXI) master in the FPGA fabric accesses the Low Power DDR (LPDDR) memory present in the SmartFusion2 Security and IGLOO2 Evaluation Kit board, using the Microcontroller/Memory subsystem Double Data Rate (MDDR) controller. A utility, IGL2_MDDR_Demo, and SF2_MDDR_Demo is provided with the demo deliverables. Using the utility, you can drive the AXI master logic. The AXI master converts the commands from the utility to AXI transactions for the MDDR controller to perform the read/write operations on the LPDDR memory.

3.2 Design Requirements

The following table lists the resources required to run the demo:

Table 1 • Design Requirements	
---------------------------------------	--

Requirement	Version					
Operating System	64 bit Windows 7 and 10					
Hardware						
 SmartFusion2 Security or IGLOO2 Evaluation Kit: FlashPro4 programmer 12 V adapter USB A to Mini-B cable 	 IGLOO2: Rev C or later SmartFusion2: Rev E or later 					
Software						
FlashPro Express	Note: Refer to the readme.txt file provided in the					
Libero [®] System-on-Chip (SoC)	design files for the software versions used with this reference design					
Host PC Drivers USB to UART drivers	USB to UART drivers					

Note: Libero SmartDesign and configuration screen shots shown in this guide are for illustration purpose only. Open the Libero design to see the latest updates.



3.3 **Prerequisites**

Before you begin:

1. Download and install Libero SoC (as indicated in the website for this design) on the host PC from the following location.

https://www.microsemi.com/product-directory/design-resources/1750-libero-soc

The latest versions of ModelSim, Synplify Pro, and FTDI drivers are included in the Libero SoC installation package.

- 2. For IGLOO2 design files: http://soc.microsemi.com/download/rsc/?f=m2gl_dg0534_df
- 3. For SmartFusion2 design files: http://soc.microsemi.com/download/rsc/?f=m2s_dg0534_df

3.4 Demo Design

Design files include:

- Demo_Utility includes:
- Libero_project
- Programming_Job
- Source_files
- readme.txt

The top-level structure of the design files are shown in Figure 1 for IGLOO2 and Figure 2 for SmartFusion2. For more information, refer to the readme.txt file.

Figure 1 • IGLOO2 Demo Design Files - Top-Level Structure



Figure 2 • SmartFusion2 Demo Design Files - Top-Level Structure





In the demo design, the AXI master implemented in the FPGA fabric accesses the LPDDR memory present in the SmartFusion2 and IGLOO2 Security Evaluation Kit board using the MDDR controller. The AXI master logic communicates to the MDDR controller via the CoreAXI interface and the DDR_FIC interface. The read/write operations initiated by the IGL2_MDDR_Demo and SF2_MDDR_Demo utility are sent to the UART_IF block using the UART protocol. AXI master receives the address and data from the UART_IF block.

During a write operation, the UART_IF block sends the address and data to the AXI master logic. During a read operation, the UART_IF block sends the address to the AXI master and stores the read data in TPSRAM. When the read operation is complete, the read data is sent to the host PC via UART.

The MDDR demo design block diagram is shown in Figure 3 for IGLOO2 and Figure 4 for SmartFusion2.





In this demo design, the following blocks are configured:

- MDDR controller is configured for LPDDR memory available in the IGLOO2 Evaluation Kit board. The LPDDR memory is a Micron[®] DRAM (Part Number: MT46H32M16LF).
- DDR_FIC is configured for the AXI bus interface.



- Both the AXI clock and LPDDR clock are configured for 160 MHz. IGLOO2 CoreUART IP has the following configuration:
 - Baud Rate: 115200
 - Data Bits: 8
 - Parity: None
 - TPSRAM IP has the following configuration:
 - Write port depth: 256
 - Write port width: 64
 - Read port depth: 2048
 - Read port width: 8
- **Note:** In the demo design, all configuration blocks are the same, except CoreUART IP configuration for IGLOO2.

Figure 4 • MDDR Demo Design Block Diagram - SmartFusion2



In this demo design, different blocks are configured as follows:

- MDDR controller is configured for LPDDR memory available in the SmartFusion2 Security Evaluation Kit board. The LPDDR memory is a Micron DRAM (Part Number: MT46H32M16LF)
- DDR_FIC is configured for the AXI bus interface.
- Both the AXI clock and LPDDR clock are configured for 160 MHz.
- TPSRAM IP has the following configuration:
 - Write port depth: 256
 - Write port width: 64
 - Read port depth: 2048
 - Read port width: 8



For more information on how to configure the DDR controller, refer to Appendix 2: Configuring MDDR Controller, page 28.

3.4.1 Features

The SmartFusion2 and IGLOO2 MDDR demo design have the following features:

- Single AXI read/write transactions
- 16-beat burst AXI read/write transactions
- LPDDR memory model simulation using SmartDesign testbench
- Design validation using the SmartFusion2 Security Evaluation Kit board and IGLOO2 Evaluation Kit board that has the LPDDR memory
- Initiation of the read/write transactions using IGL2_MDDR_Demo utility for IGLOO2 and SF2_MDDR_Demo utility for SmartFusion2



3.4.2 Description

The demo design consists of the following SmartDesign components:

- **MDDR_Demo_0**: IGLOO2 SmartDesign handles the data transactions between the MDDR controller and LPDDR SDRAM.
- MDDR_Demo_top_0: SmartFusion2 SmartDesign handles the data transactions between the MDDR controller and LPDDR SDRAM.
- UART_IF_0: This SmartDesign handles the communication between the host PC and the SmartFusion2 Security and IGLOO2 Evaluation Kit board.

Figure 5 shows the MDDR_Demo_0 and UART_IF_0 connections for IGLOO2 and Figure 6 shows the MDDR_Demo_top_0 and UART_IF_0 connections for SmartFusion2.

Figure 5 • IGL2_MDDR_Demo SmartDesign



Figure 6 • SF2_MDDR_Demo SmartDesign





3.4.2.1 MDDR_Demo_0 for IGLOO2

MDDR_Demo_0 consists of the MDDR_Demo_sb_0 subsystem generated using the system builder and the AXI_IF_0 master logic. The AXI_IF_0 master logic is an RTL code that implements the AXI read and write transactions. It receives the read/write operations, burst length (RLEN and WLEN), address, and data as inputs. Based on inputs received, it communicates with the LPDDR memory through the MDDR controller.

Figure 7 shows the MDDR_Demo_0 SmartDesign component for IGLOO2.

Figure 7 • MDDR_Demo_0 SmartDesign Component - IGLOO2



3.4.2.2 MDDR_Demo_top_0 for SmartFusion2

MDDR_Demo_top_0 consists of the MDDR_Demo_0 subsystem generated using the system builder and the AXI_IF_0 master logic. The AXI_IF_0 master logic is an RTL code that implements the AXI read and write transactions. It receives the read or write operations, burst length (RLEN and WLEN), address, and data as inputs. Based on inputs received, it communicates with the LPDDR memory through the MDDR controller.



Figure 8 shows the MDDR Demo top 0 SmartDesign component for SmartFusion2.

Figure 8 • MDDR_Demo_top_0 SmartDesign Component - SmartFusion2



3.4.2.3 UART_IF_0

For IGLOO2, the UART_IF_0 SmartDesign component handles the UART communication between the host PC demo utility and the AXI master logic. The COREUART_0 IP receives the UART signals from the host PC user interface. The UART_IF_FSM_0 is a wrapper for COREUART_0, collects the data from COREUART_0 IP, and converts data to the relevant AXI_IF_0 master signals.

For a single write operation, the UART_IF_FSM_0 wrapper receives the address and data from the demo utility. For a burst write operation, the address and data are received from the demo utility, and the subsequent incremental data are provided by the UART_IF_FSM_0 wrapper.

For a burst read operation, UART_IF_FSM_0 collects the address from the demo utility and sends that to the AXI_IF_0 master logic. It then receives the read data from the AXI_IF_0 master logic and stores it in the TPSRAM_0. After completion of the read burst transactions, the UART_IF_FSM_0 wrapper fetches the stored data from the TPSRAM_0 and sends it to the COREUART IP.

For SmartFusion2, the UART_IF_0 SmartDesign component handles the UART communication between the host PC demo utility and the AXI Master logic. The MMUART_1 block present in the MSS receives the UART signals from the host PC user interface, the ARM Cortex-M3 processor sends this user data to the DATAHANDLE_FSM block present in the FPGA fabric using the FIC_0 advanced peripheral bus (APB) slave interface. DATAHANDLE_FSM is an APB slave wrapper, which sends the received data to the UART_IF_FSM_0 block.

For a single write operation, the UART_IF_FSM_0 wrapper receives the address and data from the demo utility. For a burst write operation, the address and data are received from the demo utility, and the subsequent incremental data are provided by the UART_IF_FSM_0 wrapper.

For a burst read operation, UART_IF_FSM_0 collects the address from the demo utility and sends that to the AXI_IF_0 master logic. It then receives the read data from the AXI_IF_0 master logic and stores it in the TPSRAM_0. After completion of the read burst transactions, the Cortex-M3 processor reads the TPSRAM_0 buffer through DATAHANDLE_FSM (APB wrapper) block. The received data is sent to the host PC using the MMUART_1 block.



The UART_IF_0 SmartDesign component is shown in Figure 9 for IGLOO2 and Figure 10 for SmartFusion2.



Figure 9 • UART_IF_0 SmartDesign Component - IGLOO2





3.5 Running Simulation

The demo design can be simulated using SmartDesign testbench and the LPDDR memory model (MT46H32M16LF with 512 Mb density).

The simulation run the following operations:

- Single AXI write and read operation
- 16-beat AXI burst write and read operation

The AXI_LPDDR_Simulation SmartDesign testbench is shown in Figure 11 for IGLOO2 and Figure 12 for SmartFusion2. The AXI_testbench provides the read/write operations, burst length, address, and data to the MDDR_Demo_0 SmartDesign component for IGLOO2 and the MDDR_Demo_top_0 SmartDesign component for SmartFusion2.





Figure 11 • AXI_LPDDR_Simulation SmartDesign Testbench - IGLOO2







To run the simulation, ensure that the following files are present in the Libero SoC project:

- dram.v
- dram_parameters.vh
- AXI_testbench.v

The default location of the files are:

• IGLOO2:

<Download folder>\m2g1_dg0534_df\Libero_Project\stimulus

SmartFusion2:

<Download folder>\m2s_dg0534_df\Libero_Project\stimulus

3.5.1 Simulation Setup

The following are the steps to set up the Simulation set up configuration:

- 1. Launch the Libero SoC software.
- 2. Browse the <code>m2gl_dg0534_df\Libero_Project</code> for IGLOO or
- m2s dg0534 df\Libero Project for the SmartFusion2 project provided in the design file.
- 3. Go to Project > Project Settings > Simulation options.
- 4. Ensure that the **DO file** tab has the configuration, as shown in Figure 13.

Figure 13 • DO File Settings

O Project settings	- 0 <mark>- X -</mark>
Device selection Device settings Design flow Analysis operating conditions Simulation options Visit commands Visit commands Timescale Simulation libraries IGO2 COREAHBLITE_LIB	Save

5. Ensure that the **Waveforms** tab has the configuration, as shown in Figure 14.

Figure 14 • Waveforms Settings

Project settings		
Device selection Device settings Design flow Analysis operating conditions Simulation options DO file Waveforms Vsim commands Timescale Simulation libraries IGLOO2 COREAHBLITE_LIB	Indude D0 file wave.do Display waveforms for top_level AXT_LPDDR_Simulation ✓ Log all signals in the design	Save Restore Defaults

- 6. Go to the **Design Flow** tab.
- 7. Right-click Simulate under Verify Pre-Synthesized Design and select Organize Input Files > Organize Stimulus Files..., as shown in Figure 15.



Figure 15 • Invoking Organize Stimulus Files Window

Design Flow					₽×
IGL2_MDDR_Demo			⊡	0	ø.
Tool					-
A Create Design					
🖧 System Builder					
SD Create SmartDes	ign				
Create HDL					
🔛 Create SmartDes	ign Testbench				E
Create HDL Test	ench				
Verify Pre-Synt	hesized Design				
 Simulate Create Constraints Constraints Constraint\io Timing Constraint synthesis\IGI Floorplan Constraint 	Run Clean and Run All Open Interactively Clean Organize Input Files	Organize Source Files			
A Implement Design Synthesize A Verify Post-Synt Simulate	Import Files View Report Edit Profile	Organize Stimulus Files			
Design Flow Design Hierarchy	Help Sumuus nierarchy Catalog	Files			 Ŧ

8. Ensure that the **Organize Stimulus Files** window has the configuration, as shown in Figure 16 for IGLOO2 and Figure 17 for SmartFusion2.

Figure 16 • Organize Stimulus Files Window - IGLOO2

<u> </u>	Organize Stimulus files of IGL2_MDDR_Demo	for Simulate tool					8 <mark>×</mark>			
Click to select a Stimulus file in the project, and use the Add button to pass the file to the tool. Use the Remove button to remove Stimulus files. Use the Up/Down arrow buttons to specify the order of the Stimulus files when they're passed to the tool.										
Use	list of files organized by									
	Dibero (default list)									
	O User						★			
	Stimulus files in the project	Origin	-			Associated Stimulus files	Origin			
1	coreparameters.v	SmartDesign			1	AXI_LPDDR_Simulation.v	AXI_LPDDR_Simulation			
2	axi_master.v	SmartDesign	Ξ	Add ->	2	AXI_testbench.v	User			
3	axi_slave.v	SmartDesign			3	RESET_GEN.v	AXI_LPDDR_Simulation			
4	coreparameters.v	User								
5	coreparameters.v	User		A Remove						
6	coreparameters.v	User		- Kenove						
7 coreparameters.v User										
0	coronarameters v	MDDP Domo	-							
	Help OK Cancel									



Figure 17 • Organize Stimulus Files Window SmartFusion2

Organize Stimulus files of SF2_MDDR_Demo for Simulate tool									
Click to select a Stimulus file in the project, and use the Add button to pass the file to the tool. Use the Remove button to remove Stimulus files.									
Use	the Up/Down arrow buttons to specify the order	of the Stimulus files when	they	re	passed to the to	ol.			
	 Libero (default list) 								
	O User							†	
	Stimulus files in the project	Origin	-				Associated Stimulus files	Origin	
1	axi_master.v	MDDR_Demo				1	AXI_testbench.v	User	
2	axi_slave.v	MDDR_Demo	Ξ	1	Add →	2	AXI_LPDDR_Simulation.v	AXI_LPDDR_Simulation	
3	coreparameters.v	SmartDesign				3	RESET_GEN.v	AXI_LPDDR_Simulation	
4	axi_master.v	SmartDesign							
5	axi_slave.v	SmartDesign		ſ	= Remove				
6	coreparameters.v	MDDR_Demo			· Kellove				
7	bfm_ahbtoapb.v	MDDR_Demo							
0	hfm anh v	MDDR Domo	-	-					
	Help OK Cancel								



3.5.2 Running the Simulation

The following steps describe how to run the simulation:

- 1. Right-click Simulate under Verify Pre-Synthesized Design.
- 2. Click Open Interactively.
- 3. The simulation run time is 900 μ s, as shown in Figure 13.

Figure 18 shows the transcript window of the simulation.

Figure 18 • Transcript Window

ModelSim Microsemi 10.3c								
File Edit View Co	<u>C</u> ompile <u>S</u> imulate A <u>d</u> d T <u>r</u> anscript T <u>o</u> ols Layo <u>u</u> t Boo <u>k</u> marks <u>W</u> indow <u>H</u> elp							
] 🗈 • 🚅 🖬 🏷 🖨	≝ ¾ ™ 🛍 ⊉ ⊉ ◎ · 🏘 🗄 🗰 🛛 💁 🛊 🖛 閉 🛛 100 fs 🛊 🖳 🖺 🌋 😩 📓 🐏 🔶 📃 🔍 📐							
ColumnLayout								
<u> よ た 4 チ ト</u>	▲ 王 示 ゴ] 3+ - + € - 登+ Search:							
📔 Transcript 💷								
# At Time	884157720 ps AXI LPDDR Simulation.dram 0.DQ DQS Drivers: READ: BAnk = 0, Row = 0000, Col = 042, Data = 5678							
# At lime	894160845 DB ARI_LFUDK_SIMUlation.oram_U.DQ_UQS_UTIVERSIKADI BARK = U, ROW = 0000, Col = 0445, Data = 1234 894169270 pm 2017 JDDDP Simulation.dram_0.DDD.DDS.PurimersiPEDB Bark = 0, Row = 0000, Col = 0445, Data = 0036							
# Debug: At Time	e SA4163970 pa AXI_DEDDA_SIMULATION_CHA_GAG_DIEVELS.AXAD. DANK = 0, KOW = 0000, COI = 044, DACA = 0000							
# At Time	884167095 ps AXI LPDDR Simulation.dram 0.DQ DQS Drivers:READ: BAnk = 0, Row = 0000, Col = 045, Data = 0000							
# At Time	884170220 ps AXI_LPDDR_Simulation.dram_0.DQ_DQS_Drivers:READ: BAnk = 0, Row = 0000, Col = 046, Data = 5678							
# At Time	884173345 ps AXI_LPDDR_Simulation.dram_0.DQ_DQS_Drivers:READ: BAnk = 0, Row = 0000, Col = 047, Data = 1234							
# At Time	884176470 ps AXI_LPDDR_Simulation.dram_0.DQ_DQS_Drivers:READ: BAnk = 0, Row = 0000, Col = 048, Data = 0037							
# At Time	884179595 ps AXI_LEPDBR_SIMUlation.oram_0.DQ_DQS_Drivers:READ: BAnk = 0, Row = 0000, Col = 049, Data = 0000 88419370 ps 3XI_LEPDBR_Simulation.oram_0.DQ_DQS_Drivers:READ: BAnk = 0, Row = 0000, Col = 049, Data = 0507							
# At Time	Sequests as a structure simulation.dram 0.00 DOS priver:RFAD: Bark = 0, Row = 0000, Col = 04b, Data = 1000 86418545 ps AUT LPDRE Simulation.dram 0.00 DOS priver:RFAD: Bark = 0, Row = 0000, Col = 04b, Data = 1234							
# At Time	884188970 ps AXI LPDDR Simulation.dram 0.DQ DQS Drivers:READ: BAnk = 0, Row = 0000, Col = 04c, Data = 0038							
# Debug: At Time	e 884188970 ps AXI_LPDDR_Simulation.dram_0.Control_Logic:READ: BAnk = 0, Col = 050							
# At Time	884192095 ps AXI_LPDDR_Simulation.dram_0.DQ_DQS_Drivers:READ: BAnk = 0, Row = 0000, Col = 04d, Data = 0000							
# At Time	884195220 ps AXI LPDDR_Simulation.dram_0.DQ_DQS_Drivers:READ: BAnk = 0, Row = 0000, Col = 04e, Data = 5678							
# At Time	884198345 ps AXI LEPDR Simulation.dram 0.DQ DQS Drivers:READ: BAnk = 0, Row = 0000, Col = 04f, Data = 1234							
# At Time	sociality of ps ani							
# At Time	884207720 ps AXI LEDDR Simulation.dram 0.DO DOS Drivers:READ: Bank = 0. Row = 0000, Col = 052, Data = 5678							
# At Time	884210845 ps AXI_LPDDR_Simulation.dram_0.DQ_DQS_Drivers:READ: BAnk = 0, Row = 0000, Col = 053, Data = 1234							
# At Time	884213970 ps AXI_LPDDR_Simulation.dram_0.DQ_DQS_Drivers:READ: BAnk = 0, Row = 0000, Col = 054, Data = 003a							
# Debug: At Time	e 884213970 ps AXI_LPDDR_Simulation.dram_0.Control_Logic:READ: BAnk = 0, Col = 058							
# At Time	884217095 ps AXI_LPDDR_Simulation.dram_0.DQ_DQS_Drivers:READ: BAnk = 0, Row = 0000, Col = 055, Data = 0000							
# At Time	society of an international and an and a second sec							
# At Time	884226470 ps AXI LEDBE Simulation.dram 0.DO DOS Drivers:READ: Bank = 0, Row = 0000, Col = 058, Data = 003b							
# At Time	884229595 ps AXI_LPDDR_Simulation.dram_0.DQ_DQS_Drivers:READ: BAnk = 0, Row = 0000, Col = 059, Data = 0000							
# At Time	884232720 ps AXI_LPDDR_Simulation.dram_0.DQ_DQS_Drivers:READ: BAnk = 0, Row = 0000, Col = 05a, Data = 5678							
# At Time	884235845 ps AXI LPDDR_Simulation.dram_0.DQ_DQS_Drivers:READ: BAnk = 0, Row = 0000, Col = 05b, Data = 1234							
# At lime	84238970 pB ARI_LPUDK_SIMULATION.oram_0.DQ_DQS_DIVEYESTERADI BARK = 0, ROW = 0000, COI = 05C, Data = 003C							
# At Time	e 5000 point and a second second second second second private second sec							
# At Time	884245220 ps AXI LPDDR Simulation.dram 0.DQ DQS Drivers:READ: BAnk = 0, Row = 0000, Col = 05e, Data = 5678							
# At Time	884248345 ps AXI_LPDDR_Simulation.dram_0.DQ_DQS_Drivers:READ: BAnk = 0, Row = 0000, Col = 05f, Data = 1234							
<pre># At Time</pre>	884251470 ps AXI_LPDDR_Simulation.dram_0.DQ_DQS_Drivers:READ: BAnk = 0, Row = 0000, Col = 060, Data = 003d							
# At Time	884254595 ps AXI_LPDDR_Simulation.dram_0.DQ_DQS_Drivers:READ: BAnk = 0, Row = 0000, Col = 061, Data = 0000							
# At Time	social presentation and a second seco							
# At Time	884263970 ps AXI LPDDR Simulation.dram 0.Dg DQS Drivers:READ: BAnk = 0, Row = 0000, Col = 064, Data = 003e							
# Debug: At Time	e 884263970 ps AXI_LPDDR_Simulation.dram_0.Control_Logic:READ: BAnk = 0, Col = 068							
<pre># At Time</pre>	884267095 ps AXI_LPDDR_Simulation.dram_0.DQ_DQS_Drivers:READ: BAnk = 0, Row = 0000, Col = 065, Data = 0000							
# At Time	884270220 ps AXI_LPDDR_Simulation.dram_0.DQ_DQS_Drivers:READ: BAnk = 0, Row = 0000, Col = 066, Data = 5678							
# At lime	842/3345 pB AXI_LPDUK_SIMULATION.oram_0.DQ_DQS_DIVEYESTERADI BARK = 0, RGW = 0000, COI = 067, Data = 1234							
# At Time	8427955 ps AXDEDDSIMUlation.dram 0.Do DOS Drivers:READ: BArk = 0, ROW = 0000, Col = 069, Data = 0000							
# At Time	884282720 ps AXI LPDDR Simulation.dram 0.DQ DQS Drivers:READ: BAnk = 0, Row = 0000, Col = 06a, Data = 5678							
# At Time	884285845 ps AXI_LPDDR_Simulation.dram_0.DQ_DQS_Drivers:READ: BAnk = 0, Row = 0000, Col = 06b, Data = 1234							
# At Time	884288970 ps AXI_LPDDR_Simulation.dram_0.DQ_DQS_Drivers:READ: BAnk = 0, Row = 0000, Col = 06c, Data = 0040							
# At Time	884292095 ps AX1_LPDDR Simulation.dram 0.DQ DQS Drivers:READ: BAnk = 0, Row = 0000, Col = 06d, Data = 0000							
# At lime	orexpozzy pp RAI_uruw_simulation.oram_u.uv_uvy_uriversikaaus BARK = 0, KOW = 0000, Col = 006, Data = 50/8 88429835 pp Aki LPDDR Simulation.dram.0.DO DOS Driversikaaus BARK = 0, KOW = 0000. Col = 066, Data = 53/8							
# Debug: At Time	e 884426470 ps AXI LPDDR Simulation.dram 0.Control Logic:PRE: ADDR[10] = 0. Bark = 00							
# Debug: At Time	e 884470220 ps AXI_LPDDR_Simulation.dram_0.Control_Logic:AUIOREFRESH: Auto Refresh							
# AXI_LPDDR_Simul	ulation.dram_0.Power_down_chk: at Time 886220220 ps Entering Power-Down Mode							
VSIM 2>								
📮 Transcript 🛛 🔢 W	Wave 🗶 🌠 Objects 🗶 🎲 Processes 🗏 🏨 Library 🗶 🛐 Memory List 🗶 🌄 sim 🗵							



Figure 19 shows the single AXI write and AXI read operation.





Figure 20 shows the 16-beat AXI burst write and read operation.

Figure 20 • 16-Beat AXI Burst Write and Read





3.6 Setting Up the Hardware Demo

The following steps describe how to set up the hardware demo:

1. Connect the jumpers on the SmartFusion Security and IGLOO2 Evaluation Kit, as shown in Table 2, page 18.

Jumper	Pin (From)	Pin (To)	Comments
J22	1	2	Default
J23	1	2	Default
J24	1	2	Default
J8	1	2	Default
J3	1	2	Default

 Table 2 •
 SmartFusion2 Security and IGLOO2 FPGA Evaluation Kit Jumper Settings

CAUTION: Ensure that the power supply switch SW7 is switched OFF while connecting the jumpers.

- 2. Connect the Power supply to the J6 connector, switch ON the power supply switch, SW7.
- 3. Connect the FlashPro4 programmer to the **J5** connector of the SmartFusion2 Security and IGLOO2 Evaluation Kit board.
- 4. Connect the Host PC USB port to the SmartFusion2 Security and IGLOO2 Evaluation Kit board J18 USB connector using the USB mini-B cable.

Figure 21 shows the board setup for running the SmartFusion2 and IGLOO2 MDDR demo on the SmartFusion2 Security and IGLOO2 Evaluation Kit.

Figure 21 • IGLOO2 Evaluation Kit Board





Figure 22 • SmartFusion2 Security Evaluation Kit



5. Ensure that the USB to UART bridge drivers are automatically detected. This can be verified in the Device Manager of the host PC. The FTDI USB to UART converter enumerates four COM ports. For USB 2.0, note down the USB Serial Converter D COM port number to use it in the GUI. The following figures show the USB 2.0 Serial port properties. For IGLOO2, COM10 is connected to USB Serial Converter D, as shown in Figure 23. For SmartFusion2, COM7 is connected to USB Serial Converter D, as shown in Figure 24. For more information about how to find the correct COM Port number in USB 3.0, refer to Appendix 3: Finding Correct COM Port Number when Using USB 3.0, page 36.







Figure 24 • USB Serial 2.0 Port Properties - SmartFusion2





As shown in Figure 23 and Figure 24 the port properties of COM10 and COM7 show that it is connected to USB Serial Converter D. Hence, COM10 and COM7 is selected in this example. The COM port number is system specific.

6. If the USB to UART bridge drivers are not installed, download and install the drivers from www.microsemi.com/soc/documents/CDM_2.08.24_WHQL_Certified.zip.

3.7 Setting Up the Device

Program the SmartFusion2 Security and IGLOO2 Evaluation Kit board with the job file provided as part of the design files using FlashPro Express software, refer to Appendix 1: Programming the Device Using FlashPro Express, page 25.

3.8 Running the Hardware Demo

The SmartFusion2 and IGLOO2 MDDR demo come with a utility, IGL2_MDDR_Demo_for IGLOO2 and SF2_MDDR_Demo_for SmartFusion2, that runs on the host PC to communicate with the SmartFusion2 Security and IGLOO2 Evaluation Kit. The UART protocol is used as the underlying communication protocol between the host PC and the SmartFusion2 Security and IGLOO2 Evaluation Kit.

The initial screen of the IGL2 MDDR Demo utility is shown in Figure 25.

Figure 25 • MDDR_Demo Utility SmartFusion2 and IGLOO2

SDRAM	_			_		×
Serial Port Configuration	LPDDR	Burst Rea	ad			
COM Port COM85 ~		SI.No	Address	Data	^	
	•				_	
Data Transfer Type						
Single (8 - byte)						
UBurst (2048 - byte)						
LPDDR SDRAM						
Address 00000000 C						
Data 0123456789ABCDEF C					~	
Disconnect	Read		Exit	SMARTFUSION 2	IGLOO2	
Connected : FlashPro5 Port (COM85) - 1152	200					

The SF2_MDDR_Demo utility and IGL2_MDDR_Demo utility consists of the following sections:

- Serial Port Configuration: Displays the serial port. Baud rate is fixed at 115200
- Data Transfer Type: Single or Burst
- LPDDR SDRAM: Provides Address and Data
- LPDDR Burst Read: Displays the Burst Read Values for the corresponding address
- **C**: Clears the existing data

3.9 Steps to Run GUI

The following steps describe how to run the IGLOO2 GUI:

- 1. Launch the utility. The default location is:
 - IGLOO2:
 - <download_folder>\\m2gl_dg0534_df\Demo_Utility\IGL2_MDDR_Demo.exe
 SmartFusion2:
 - <download_folder>\\m2s_dg0534_df\Demo_Utility\SF2_LPDDR.exe.
- Select the appropriate COM port from the drop down menu. It is COM 10 for IGLOO2 and COM 7 for SmartFusion2.
- 3. Click **Connect**. The connection status along with the COM Port and Baud rate is shown in the left bottom corner of the screen.

The connection status of the utility is shown in Figure 26.



Figure 26 • MDDR_Demo- Connection Status SmartFusion2 and IGLOO2

See Accessing LPDDR SDRAM				_		×
Serial Port Configuration	LPDDF	R Burst Rea	b			
COM Port COM85 ~		SI.No	Address	Data	^	
	•					
Data Transfer Type						
Single (8 - byte)						
O Burst (2048 - byte)						
LPDDR SDRAM						
Address 00000000 C						
Data 0123456789ABCDEF C					~	
Disconnect Write R	lead		Exit	SMARTFUSION [®] 2	IGLOO2	
Connected : FlashPro5 Port (COM85) - 11520	0					

3.10 **Performing a Single Data Transfer**

For a single write or read operation, the AXI master logic is configured to transfer a burst length of 1 (that is, 8 bytes). For a write operation, the utility sends a 32-bit address and 64-bit (8 bytes) data. The data is then written to the LPDDR SDRAM. For a read operation, the utility sends a 32-bit address and receives 64-bit data from LPDDR and is displayed in the utility.

The following steps describe how to perform a single data transfer:

- 1. Select Single (8-bytes) as Data Transfer Type.
- A 64-bit aligned address is required in the address field. Enter a 32-bit HEX Address in the range 0×00000000 - 0×03FFFFF8. When a non 64-bit aligned address is provided, the GUI converts it to a 64-bit aligned address and performs the write/read. Refer to Appendix 4: Performing Write/Read Operation when Non 64-bit Aligned Address is Provided, page 38 to perform write/read when non 64-bit aligned address is provided.
- 3. In the Data field, enter 64-bit data in HEX format.
- 4. Click Write. The entered data is written to the LPDDR memory.

The **Address** and **Data** values entered for a Single Write operation is shown in Figure 27.

Figure 27 • Single Write Operation - SmartFusion2 and IGLOO2

Serial Port Configurat	tion	LF	PDDR	Burst Re	ad		
COM Port COM	85 ~			SI.No	Address	Data	^
Data Transfer Type			•				
Single (8 - byte	:)						
O Burst (2048 - b	yte)						
LPDDR SDRAM							
Address 000000	000 C]					
Data 012345	6789ABCDEF C]					

- 5. To verify the write operation, perform a read operation to the same address where the data is written.
- 6. Press C to clear the data present in the Data field, as shown in Figure 28.



Figure 28 • Clear Data Field - SmartFusion2 and IGLOO2

See Accessing LPDDR SDRAM				_	
Serial Port Configuration	LPDDR	Burst Rea	be		
COM Port COM85 ~		SI.No	Address	Data	^
Data Transfer Type Single (8 - byte) Durst (2048 - byte)	•				
LPDDR SDRAM					
Address 00000028 C					
Data					~
Disconnect Write F	Read		Exit	SmartFusion [.] 2	IGLOO2
Write operation completed					.:

7. Click Read to read the data from the LPDDR SDRAM, as shown in Figure 29.

Figure 29 • Single Read Operation - SmartFusion2 and IGLOO2

Serial Port Configuration	LPDDF	R Burst Rea	ad		
COM Port COM85 ~		SI.No	Address	Data	^
	•				_
Data Transfer Type					
 Single (8 - byte) 					
O Burst (2048 - byte)					
LPDDR SDRAM					
Address 00000000 C					
Data 0123456789ABCDEF C					~
2			5 .	Successive 2	\frown
Disconnect Write	Read		Exit	SMARTFUSION 2	IGLOO2

8. Compare the read and write data. The write and read data being the same establishes that the write and read operations to the LPDDR SDRAM were successful.

3.11 Performing Burst Data Transfer

For a burst write or read operation, the AXI master logic is configured to transfer a burst length of 16 (that is, 128 bytes). In this demo, 16 transfers of 16-beat burst operations are implemented (16 transfers × 16-beat burst data = 2048 bytes data). For a write operation, the utility sends a 32-bit initial address and 64-bit (8 bytes) initial data. After the initial write operation, incremental data is written. For a read operation, the utility sends a 32-bit address and receives 2048 bytes of data from the LPDDR SDRAM, and the data is displayed in the utility.

The following steps describe how to perform a burst data transfer:

- 1. Select Burst (2048-bytes) as Data Transfer Type.
- A 64-bit aligned address is required in the address field. Enter a 32-bit HEX Address in the range 0×00000000 - 0×03FFF7F8. When a non 64-bit aligned address is provided, the GUI converts it into a 64-bit aligned address and performs the write/read operation. Refer to Appendix 4: Performing Write/Read Operation when Non 64-bit Aligned Address is Provided, page 38 to perform write/read when non 64-bit aligned address is provided.
- 3. In the **Data** field, enter 64-bit data in HEX format.
- 4. Click **Write**. The entered data is written to the Address location specified in the Address field and then the data is incremented by 1 and written to the next address location. This is repeated 256 times to write all the 2048 bytes of data.



The **Address** and **Data** values entered for a Burst Write operation is shown in Figure 30.

Figure 30 • Burst Write Operation - SmartFusion2 and IGLOO2

See Accessing LPDDR SDRAM				-		Х
Serial Port Configuration	LPDDF	R Burst Rea	ad			
COM Port COM85 ~		SI.No	Address	Data	^	
	•					
Data Transfer Type						
Single (8 - byte)						
Burst (2048 - byte)						
LPDDR SDRAM						
Address 00000000 C						
Data 0123456789ABCDEF C					*	
Disconnect	Read		Exit	SMARTFUSION 2	IGLOO	2
Write operation completed						

- 5. To verify the write operation, perform a read operation to the same address where the data is written.
- 6. Click **Read**. All the 2048 bytes of data written to the LPDDR is read, and the read data is displayed on the LPDDR Burst Read panel.

The burst read data is shown in Figure 31.

Figure 31 • Burst Read Operation - SmartFusion2 and IGLOO2

COM Port	COM85 \checkmark			SI.No	Address	Data	^
			►	1	0000000	0123456789ABCDEF	
Data Transf	er Type			2	8000000	0123456789ABCDF0	
O Single	e (8 - byte)			3	0000010	0123456789ABCDF1	
Burst	(2048 - byte)			4	0000018	0123456789ABCDF2	
	DAM	- 1		5	0000020	0123456789ABCDF3	
LPDDR 5D				6	0000028	0123456789ABCDF4	
Address	0000000	:		7	0000030	0123456789ABCDF5	
Data	0123456789ABCDEF	:		8	0000038	0123456789ABCDF6	~

7. Click Exit to exit the utility.

3.12 Conclusion

This demo shows how to perform read/write operations to LPDDR SDRAM using the SmartFusion2 and IGLOO2 MDDR controller. Options are provided to simulate the design using a SmartDesign testbench and validate the design on the SmartFusion2 Security and IGLOO2 Evaluation Kit using a GUI interface.



4 Appendix 1: Programming the Device Using FlashPro Express

This section describes how to program the SmartFusion2 and IGLOO2 devices with the programming job file using FlashPro Express.

To program the device, perform the following steps:

1. Ensure that the jumper settings on the board are the same as those listed in Table 2, page 18. **Note:** The power supply switch must be switched off while making the jumper connections.

- 2. Connect the power supply cable to the **J6** connector on the board.
- 3. Power **ON** the power supply switch **SW7**.
- 4. On the host PC, launch the FlashPro Express software.
- 5. Click **New** or select **New Job Project from FlashPro Express Job** from **Project** menu to create a new job project, as shown in the following figure.

Figure 32 • FlashPro Express Job Project

Tidshir to express	
Project Edit View Programmer <u>H</u> elp	
New Job Project from FlashPro Express Job Popen Job Project Close Job Project Save Job Project Set Log File Export Log File Preferences Execute Script Export Script File Recent Projects Exit	Ctrl+ N Ctrl+ O Ctrl+ Shift+A Ctrl+ U Ctrl+ U Ctrl+ Q
	Project Edit View Programmer Help New Job Project from FlashPro Express Job Open Job Project X Close Job Project Save Job Project Save Job Project Set Log File Export Log File Preferences Execute Script Export Script File Recent Projects Exit

- 6. Enter the following in the New Job Project from FlashPro Express Job dialog box:
- Programming job file: Click Browse, and navigate to the location where the .job file is located and select the file.
 - <download_folder>\m2gl_dg0534_df\Programming_Job
 - <download_folder>\m2s_dg0534_df\Programming_Job
- FlashPro Express job project name: Click Browse and navigate to the location where you want to save the project.



Figure 33 • New Job Project from FlashPro Express Job

DEVibora D	aist DC0E24 ICL2 MDDD Dama DEllibera Braisettdarianarttanlavnarttan jab	Proviso
p_DF\Libero_P	oject_DGU534_IGL2_MDDR_Demo_DF \Libero_Project\aesigner\top\export\top.job	Browse
ashPro Express job	project name:	
top		
ashPro Express job	project location:	
Cull leave VE21	ECI2D Objects/Vieleo2/Vieleo2 verified design/DC0524 ICL2 MDDD Dame DE/tast	Province
IL SPISESUBDU	55 (5D ODJects /glooz /glooz_vanied_design /pG0554_tGLz_MDDR_Demo_DP (test	browse
Jerioseiskoor		
le: (operation)		
101/0303/001		
Jer (osci o goos		

Click OK. The required programming file is selected and ready to be programmed in the device.
 The FlashPro Express window appears as shown in the following figure. Confirm that a programmer number appears in the Programmer field. If it does not, confirm the board connections and click Refresh/Rescan Programmers.

Figure 34 • Programming the Device

Pr	ojeo	ct Edit View Programmer Help				
Ľ	R	efresh/Rescan Programmers				
		Programmer	М2GL010TS Ф тро	() TDI (ت		
	1	❶ ☑ 03SFJLD IDLE	IDLE			
Г	PR	OGRAM				
L	,	RUN			IDLE	

9. Click **RUN**. When the device is programmed successfully, a **RUN PASSED** status is displayed as shown in the following figure.



oject Lait Viev										
Refresh/Rescan	Programmers									
	Programmer	•	M2GL010TS							
1 🕑 🏹 1035	FJLD RUN PA	SSED	PASSED							
PROGRAM										
PROGRAM	∙UN			1 PRC	OGRAI	MMER(S) PASS	ED		
PROGRAM	UN			1 PRC	OGRAI	MMER(5) PASS	ED		
PROGRAM R	VUN	Q Info		1 PRC	OGRAI	MMER(S) PASS	ED		
PROGRAM R 9 Messages 3	▼ LUN Errors ▲ Warnings	• Info	'M2GL010TS	1 PRC	DGRAI	MMER(5) PASS	ED	pab67c29e47f	04eb
PROGRAM R Messages Programmer programmer	▼ Errors ▲ Warnings 'E2003SFJLD' 'E2003SFJLD'	<pre>Info device device</pre>	'M2GL010TS 'M2GL010TS	1 PRC	DGRAI	MMER(5) PASS	ED	pab67c29e47f	04eb
PROGRAM R Messages & rogrammer rogrammer	VUN Errors A Warnings 'E2003SFJLD' 'E2003SFJLD'	<pre>Info : device : device : device</pre>	'M2GL010TS 'M2GL010TS 'M2GL010TS	1 PRC	DGRAI	MMER([128] = c Wed Sep 1	5) PASS	ED :498c2bk	pab67c29e47f == (Elapsed ti	04eb me
PROGRAM R Messages Programmer Programmer Programmer 0:00:27) Programmer	XUN Errors Warnings 'E2003SFJLD' 'E2003SFJLD' 'E2003SFJLD' 'E2003SFJLD'	<pre>Info device device device device </pre>	'M2GL010TS 'M2GL010TS 'M2GL010TS	1 PRC ' : EXPO ' : ' : Fini ' : Exec	OGRAN	MMER(S [128] = c Wed Sep 1 action PF	5) PASS	ED 2498c2bk 58 2020 58 2020	pab67c29e47f == (Elapsed ti	04eb me

Figure 35 • FlashPro Express—RUN PASSED

10. Close FlashPro Express or in the Project tab, click Exit.



5 Appendix 2: Configuring MDDR Controller

This section describes how to configure the MDDR controller registers using Libero SoC. The configuration options for MDDR are available at the **MDDR** tab of the **Memories** tab in the system builder. Figure 36 shows the **MDDR** tab.

The SmartFusion2 Security and IGLOO2 Evaluation Kit has the LPDDR memory from Micron. All values provided here are from the Micron datasheet; part number, MT46H32M16LF.

Note: The Automotive Mobile Low-Power DDR SDRAM Datasheet is available to download it from Micron website.

Figure 36 •	System Builder	- Memories	- MDDR Tab
-------------	----------------	------------	------------

📀 System Builder - Memories
Dovice Features Memories Deripherals
<u>Device reatures</u> / <u>Memories</u> / <u>Peripherals</u>
Configure
(MDDR
DDR memory settling time (us): 200
Import Configuration Export Configuration Restore Defaults
General Memory Initialization Memory Timing
Memory Settings
Memory Type
Data Width 16
Arbitration Scheme Type-0
Highest Priority ID 0
Address Mapping {ROW,BANK,COLUMN}
Row Bank Column
Address Width (bits) 16 🔻 2 💌 10 💌
I/O Standard
CLVCMOS 18 (Lowest Power)
IO Calibration
🖲 On 🔘 Off



5.1 MDDR Configuration Tab

When using an external memory, the memory controller must wait for the memory to initialize (settling time) before accessing it. The SmartFusion2 Security and IGLOO2 Evaluation Kit uses the LPDDR memory. Therefore, the DDR controller has to wait at least 200 μ s. Provide 200 as the value for the field, **DDR memory settling time (\mus)**.

Note: All the values provided here are from the Micron datasheet. The parameters can be configured according to the user's requirements.

5.1.1 General

This section shows the configurations of the General tab:

- Memory Type: LPDDR
- Data Width: 16
- Address Width (bits):
 - **Row**: 16
 - Bank: 2
 - **Column**: 10

Figure 37 shows the General tab after configuration parameters are set.

Figure 37 • System Builder MDDR Configuration (IGLOO2)– General Tab

System Builder - Memories	
Device Features Memories Derinherals	>
Configu	re
MDDR	
DDR memory settling time (us): 200	
Import Configuration Export Configuration Restore Defaults	
General Memory Initialization Memory Timing	_
Memory Settings	h
Memory Type LPDDR	
Data Width 16 💌	
SECDED Enabled ECC	
Arbitration Scheme Type-0	
Highest Priority ID 0	
Address Mapping {ROW,BANK,COLUMN}	
Address Width (bits) 16 2 10	
I/O Standard	í
O LVCMOS18 (Lowest Power)	
IO Calibration	
● On ◎ Off	



Fiaure 38 •	System Builder MDDR Configuration (SmartFusion2)– General Tab	
J		

D	evice Features Memories Peripherals Clo
	Config
MDD	R (ENVM)
DDR 1	memory settling time (us): 200
Ιſ	Import Configuration Export Configuration Restore Defaults
	General Memory Initialization Memory Timing
	- Memory Settings
	Memory Type
	Data Width 16
	SECDED Enabled ECC
	Arbitration Scheme Type-0
	Highest Priority ID 0
	Address Mapping {ROW,BANK,COLUMN}
	Row Bank Column
	Address Width (bits) 16 💌 2 💌 10 💌
	I/O Standard
	C LVCMOS18 (Lowest Power) C LPDDRI
	- IO Calibration

5.1.2 Memory Initialization

This section shows the configurations of the Memory Initialization tab:

- Burst length: 8
- Burst Order: Sequential
- Timing Mode: 1T
- CAS Latency: 3
- Self Refresh Enabled: NO
- Auto Refresh Burst Count: Single for IGLOO2 and 8 for SmartFusion2
- Powerdown Enabled: YES
- Stop the Clock: NO
- Deep Powerdown enabled: NO
- Powerdown Entry Time: 320

Figure 39 shows the Memory Initialization tab after configuration parameters are set.



Figure 39 • System Builder MDDR Configuration (IGLOO2)– Memory Initialization Tab

MDDR \								
DDR memory settling time (us): 200								
Import Configuration Export Configuration Restore Defaults								
General Memory Initialization Memory Timing								
Burst Length 8 T								
Burst Order	Sequential 🔹							
Timing Mode	1T •							
CAS Latency	3	Clks						
Self Refresh Enabled	NO	Bursts						
Auto Refresh Burst Count	Single 🔹							
Powerdown Enabled	YES 🔹							
Stop the Clock	NO							
Deep Powerdown Enabled	NO							
Powerdown Entry Time	320							
Additive CAS Latency	-	Clks						
CAS Write Latency	5 💌	Clks						
Zqinit	0	Clks						
ZQCS	0	Clks						
ZQCS Interval	0	Clks						
Local ODT	▼							
Drive Strength	Full 🔻							
Partial-Array Self Refresh	Full array 🔻							



Figure 40 • System Builder MDDR Configuration (SmartFusion2)– Memory Initialization Tab

) S	ystem Builder	- Memories
<u>> D</u>	evice Features	>> Memories
(MDD	P) (ENDAL)	
DDR	memory settling time (us): 2	00
	,	
	Import Configuration Exp	ort Configuration Restore Defaults
	General Memory Initia	lization Memory Timing
	Burst Length	8
	Burst Order	Sequential
	Timing Mode	17
	CAS Latency	3
	Self Refresh Enabled	NO
	Auto Refresh Burst Count	8
	Powerdown Enabled	YES
	Stop the Clock	NO
	Deep Powerdown Enabled	NO
	Powerdown Entry Time	320
	Additive CAS Latency	
	CAS Write Latency	5
	Zqinit	0
	zącs	0
	ZQCS Interval	0
	Local ODT	Disable
	Drive Strength	Full
	Partial-Array Self Refresh	Full array



5.1.3 Memory Timing

This section shows the configurations of the **Memory Timing** tab:

- Time To Hold Reset before INIT: 0
- MRD: 4
- RAS (Min): 8
- RAS (Max): 8192
- **RCD**: 6
- RP: 7
- **REFI**: 3104
- RC: 12
- **XP**: 3
- CKE: 3
- **RFC**: 79
- **FAW**: 0

Figure 41 shows the Memory Timing tab after configuration parameters are set.

Figure 41 • System Builder MDDR Configuration (IGLOO2)– Memory Timing Tab





Figure 42 • System Builder MDDR Configuration (SmartFusion2)– Memory Timing Tab

🕑 System Builder - Memories				
> Device Features	>>> Memories			
DDR memory settling time (us): 200				
Import Configuration Export C	onfiguration Restore Defaults			
General Memory Initialization	an Memory Timing			
Time to Hold Reset before INIT	0			
MRD	4			
RAS (Min)	8			
RAS (Max)	8192			
RCD	6			
RP	7			
REFI	3104			
RC	12			
OKE	3			
RFC	79			
WR	2			
FAW	0			



5.2 eNVM

This section shows how to configure the **eNVM**.

Figure 43 • System Builder MDDR Configuration (SmartFusion2)- eNVM Tab





6 Appendix 3: Finding Correct COM Port Number when Using USB 3.0

FTDI USB to UART converter enumerates the four COM ports. In USB 3.0, the four available COM ports are in **Location 0**.

The USB 3.0 Serial port properties are shown in Figure 44 for IGLOO2 and Figure 45, page 37 for SmartFusion2.

Figure 44 • USB 3.0 Serial Port Properties - IGLOO2

Device Manager	
File Action View Help	
	USB Serial Port (COM16) Properties
 w764-kumarj Disk drives Disk drives Display adapters DVD/CD-ROM drives DVD/CD-ROM drives IDE ATA/ATAPI controllers Jungo Keyboards Mice and other pointing devices Monitors Monitors Network adapters Ports (COM & LPT) Communications Port (COM1) USB Serial Port (COM13) USB Serial Port (COM14) USB Serial Port (COM15) USB Serial Port (COM16) System devices System devices Universal Serial Bus controllers 	USB Serial Port (COM16) Properties



Figure 45 • USB 3.0 Serial Port Properties - SmartFusion2

Bevice Manager	
File Action View Help	
	USB Serial Port (COM10) Properties
 w764-kumarj Disk drives Display adapters DVD/CD-ROM drives Human Interface Devices IDE ATA/ATAPI controllers Jungo Keyboards Mice and other pointing devices Monitors Network adapters Ports (COM & LPT) Communications Port (COM1) USB Serial Port (COM2) USB Serial Port (COM30) USB Serial Port (COM40) Processors Sound, video and game controllers System devices Universal Serial Bus controllers 	USB Serial Port (COM19) Properties
-	

To find out the correct COM port, program the SmartFusion2 Security and IGLOO2 Evaluation Kit board with the provided programming file. Connect each available COM port and click **Write**. If a wrong COM port is selected, the GUI displays the read error. Try with all four available COM ports until the read error message disappears.

The Read Error! message is shown in Figure 46.

Figure 46 • Read Error Message - SmartFusion2/IGLOO2

COM Port COM20 ~	SI.No	Address	Data	^
Data Transfer Type	Read Erro	r!	×	
 Single (8 - byte) Burst (2048 - byte) 	The ope	ration has timed ou	ıt.	
LPDDR SDRAM Address 00000000 C		ОК		
Data 0123456789ABCDEF C				~



7 Appendix 4: Performing Write/Read Operation when Non 64-bit Aligned Address is Provided

When a non 64-bit aligned address is provided in the GUI, the GUI converts it into the 64-bit aligned address (0x0, 0x8, 0x10, 0x18, 0x20, 0x28, 0x30, 0x38 ...) and performs the write/read operation.

- 1. Enter the non 64-bit aligned 32-bit address in HEX format.
- 2. Enter the 64-bit data in HEX format.
- The non 64-bit aligned address entered in the GUI is shown in Figure 47.

Figure 47 • Non 64-bit Aligned Address - SmartFusion2/IGLOO2

See Accessing LPDDR SDRAM				_		×		
Serial Port Configuration	LPDDF	R Burst Rea	ad					
COM Port COM85 ~		SI.No	Address	Data	^			
Data Tarata Tara	•							
 Single (8 - byte) 					_			
O Burst (2048 - byte)								
LPDDR SDRAM								
Address 00000015 C								
Data 0123456789ABCDEF C					~			
Non 64 bit aligned address								
Disconnect Write Re	ead		Exit	SMARTFUSION 2	IGLOO			
Connected : FlashPro5 Port (COM85) - 11520	0							

3. Click **Write** to perform the write operation. GUI converts the address into a 64-bit aligned address and performs the write operation.

The GUI pop-up information message and converted 64-bit aligned address is shown in Figure 48.

Figure 48 • Converted 64-bit Aligned Address - SmartFusion2/IGLOO2

Sectors and LPDDK SDRAM			_	- ^	
Serial Port Configuration	LPDDR Burst Re	ad			
COM Port COM85 ~	SI.No	Address	Data	^	
Data Transfer Type			~		
 Single (8 - byte 	C35		^		
O Burst (2048 - b					
LPDDR SDRAM	o 64-bit aligned sta	art address uxuuuuu	010		
Address 000000			ОК		
Data 012345070570-021					
64 bit aligned address					
Disconnect	Read	Exit	ARTFUSION 2	IGLOO2	
Connected : FlashPro5 Port (COM85) - 1152	00				