



Total Ionizing Dose Test Report

No. 12T-RTAX4000S-CQ352-D3LG71

February 27, 2012

Table of Contents

I.	Summary Table.....	3
II.	Total Ionizing Dose (TID) Testing.....	3
A.	Device-Under-Test (DUT) and Irradiation Parameters	4
B.	Test Method	5
C.	Design and Parametric Measurements.....	6
III.	Test Results	8
A.	Functionality	8
B.	Power Supply Current (ICCA and ICCI).....	8
C.	Single-Ended 3.3 V LVTTL Input Logic Threshold (VIL/VIH).....	11
D.	Output-Drive Voltage (VOL/VOH)	12
E.	Propagation Delay.....	13
F.	Transition Time	14
	Appendix A: DUT Bias Diagram.....	24
	Appendix B: Functionality Tests	26

TOTAL IONIZING DOSE TEST REPORT

No. 12T-RTAX4000S-CQ352-D3LG71

February 27, 2012

CK Huang and J.J. Wang

(650) 318-4209, 318-4576

chang-kai.huang@microsemi.com, jih-jong.wang@microsemi.com

I. Summary Table

The TID tolerance for each tested parameter is summarized below in Table 1. The overall tolerance is limited by the standby power-supply current (ICC). The room temperature annealing allowed by 1019.8 to anneal down ICC is performed for approximately 7 days. Every DUT passes the major specifications listed in the table for 300 krad(SiO₂) of irradiation.

Table 1 Tolerances for Each Tested Parameter

Parameter	Tolerance
1. Gross Functionality	Passed 300 krad (SiO ₂)
2. Power Supply Current (ICCA/ICCI)	Passed 300 krad (SiO ₂)
3. Input Threshold (VTIL/VIH)	Passed 300 krad (SiO ₂)
4. Output Drive (VOL/VOH)	Passed 300 krad (SiO ₂)
5. Propagation Delay	Passed 300 krad (SiO ₂) for 10% degradation criterion
6. Transition Time	Passed 300 krad (SiO ₂)

II. Total Ionizing Dose (TID) Testing

This testing is designed on the basis of an extensive database (see, for example, TID data of antifuse-based FPGAs at <http://www.klabs.org> and <http://www.microsemi.com/soc>) accumulated from the TID testing of many generations of antifuse-based FPGAs.

A. Device-Under-Test (DUT) and Irradiation Parameters

Table 2 lists the DUT and irradiation parameters. During irradiation all inputs are grounded except for the inputs Burnin, oe_EAQ, enable_HSB and the utilized clocks (Rclock1-3 and Hclock1-4). The inputs Burnin, oe_EAQ and enable_HSB are set high to 3.3V and a 1 KHz clock is provided to all clocks in order for the design to remain stable during irradiation. During anneal each input and output is tied to ground or VCCI through a 4.7kΩ resistor. Appendix A contains the schematics of irradiation-bias circuits.

Table 2 DUT and Irradiation Parameters

Part Number	RTAX4000S
Package	CQFP352
Foundry	United Microelectronics Corp.
Technology	0.15 μm CMOS
DUT Design	MASTER_RTAX4000S_DESIGN_80_SP1
Die Lot Number	D3LG71
Quantity Tested	5
Serial Number	300 krad: 12008, 12015, 12025 200 krad: 12030, 12046
Radiation Facility	Defense Microelectronics Activity
Radiation Source	Co-60
Dose Rate (±5%)	7.5 krad (SiO ₂)/min
Irradiation Temperature	Room
Irradiation and Measurement Bias (VCCI/VCCA)	Static at 3.3 V / 1.5 V
I/O Configuration	Single ended: LVTTL Differential pair: LVPECL

B. Test Method




Figure 1 Parametric Test Flow Chart

The test method generally follows the guidelines in the military standard TM1019.8. Figure 1 is the flow chart showing the steps for parametric tests, irradiation, and post-irradiation annealing.

The accelerated aging, or rebound test mentioned in TM1019.8 is unnecessary because there is no adverse time-dependent effect (TDE) in Microsemi SoC Products Group products manufactured by sub-micron CMOS technology. Elevated temperature annealing actually reduces the effects originated from radiation-induced leakages. As indicated by testing data in the following sections, the predominant radiation effects in RTAX4000S are due to radiation-induced leakages.

Room temperature annealing is performed in this test; the duration is approximately 7 days.

C. Design and Parametric Measurements

The DUT uses a high utilization generic design (Master_RTAX4000S_Design_80_SP1) to evaluate total dose effects for typical space applications. The schematics of this design are documented in Appendix B.

The functionality is measured at 1 MHz and 50 MHz using the minimum and maximum power specifications shown in Table 3.

Table 3 Minimum and Maximum Power Specifications for RTAX-S/SL Devices

Supply Voltage	Minimum	Recommended	Maximum
1.5 V Core	1.4 V	1.5 V	1.6 V
3.3 V I/O	3.0 V	3.3 V	3.6 V
3.3 V VCCDA I/O	3.0 V	3.3 V	3.6 V

The functionality test design is subdivided into two blocks, the EAQ (Enhanced Antifuse Qualification) and the QBI (Qualification Burn-In). The EAQ block includes three 1458-bit shift registers and tests the I/Os (1560 I/O registers and 520 I/Os) and RAM (1x16384 RAM). The QBI block tests all offered macros and I/O standards. The results from the functional tests are obtained from the following outputs: IO_Monitor_EAQ, RAM_Monitor_EAQ, Array_Monitor_EAQ, Global_Monitor_EAQ, C_test_mon_QBI, ALU_test_mon_QBI, Global_mon_QBI_TP, and Global_mon_QBI_BI. Details on the Functionality Test are shown in Appendix B.

ICC is measured on the power supply of the logic-array (ICCA) and I/O (ICCI) respectively. The input logic threshold (VIL/VIH) is tested on single-ended inputs Shiftin1, Shiftin2, Shiftin3, Shiftin4, Shiftin5, Shiftin7, Shiftin8, zoom_sel_n_1, zoom_sel_n_0, zoom, TOG_n, SEU_sel, Set_n, Resetn, oe_EAQ, enable_HSB, test_done_sel_2, IO_Pattern_Length_2, IO_Pattern_Length_1, IO_Pattern_Length_0, IO_Johnson, A_Johnson, A_Pattern_Length_1, and A_Pattern_Length_0. The output-drive voltage (VOL/VOH) is measured on single-ended outputs Array_out_EAQ_0, Array_out_EAQ_1, Array_out_EAQ_2, Global_Monitor_EAQ, Shiftout3, Shiftout7, Shiftout8, RAM_Monitor_EAQ, RAM_out_EAQ_0, RAM_out_EAQ_4, RAM_out_EAQ_8.

The propagation delays are measured on the outputs of five delay strings; each one comprises of 1170 NAND4-inverters. There are 6 delay measurements: one measurement for each delay string and a total delay measurement obtained from cascading all the delay strings. The propagation delay is defined as the time delay from the triggering edge at the HClock1 input to the switching edge at the output. The transition characteristics, measured on the output delay_out_SEU4, are shown as oscilloscope captures.

Table 4 lists measured electrical parameters and the corresponding logic design.

Table 4 Logic Design for Parametric Measurements

Parameters	Logic Design
1. Functionality	IO_Monitor_EAQ, RAM_Monitor_EAQ, Array_Monitor_EAQ, Global_Monitor_EAQ, C_test_mon_QBI, ALU_test_mon_QBI, Global_mon_QBI_TP, and Global_mon_QBI_BI
2. ICC (ICCA/ICCI)	DUT power supply
3. Input Threshold (VIL/VIH)	Single ended inputs (Shiftin1, Shiftin2, Shiftin3, Shiftin4, Shiftin5, Shiftin7, Shiftin8, zoom_sel_n_1, zoom_sel_n_0, zoom, TOG_n, SEU_sel, Set_n, Resetn, oe_EAQ, enable_HSB, test_done_sel_2, IO_Pattern_Length_2, IO_Pattern_Length_1, IO_Pattern_Length_0, IO_Johnson, A_Johnson, A_Pattern_Length_1, A_Pattern_Length_0)
4. Output Drive (VOL/VOH)	Single-ended outputs (Array_out_EAQ_0, Array_out_EAQ_1, Array_out_EAQ_2, Global_Monitor_EAQ, Shiftout3, Shiftout7, Shiftout8, RAM_Monitor_EAQ, RAM_out_EAQ_0, RAM_out_EAQ_4, RAM_out_EAQ_8)
5. Propagation Delay	String of NAND4-inverters. Measured from output delay_out_SEU4
6. Transition Characteristic	NAND4-inverter output (delay_out_SEU4)

III. Test Results

The test results mainly compare the electrical parameter measured pre-irradiation with the same parameter measured post-irradiation-and-annealing, or post-annealing.

A. Functionality

Every DUT passed the pre-irradiation and post-annealing functional tests.

B. Power Supply Current (ICCA and ICCI)

The logic-array power supply (VCCA) is 1.5 V, and the IO power supply (VCCI) is 3.3 V. Their standby currents, ICCA and ICCI, are monitored influx. Figure 2-6 show the influx ICCA and ICCI versus total dose for the DUTs.

The DUT 12008 appears to have an elevated background ICCI and more noises to the curves. This is caused by the excessive ICCI current during irradiation from a hardware problem, and a different clocking scheme is applied to suppress the ICCI current. The socket on the first radiation bias board is mistakenly installed and provides several floating input pins for the design that results in more uncertain states under the irradiation process. The later four DUTs are done with the correct socket to resolve the problem. The data of DUT 12008 are still included for reference.

Referring to TM1019.8 subsection 3.11.2.c, the post-irradiation-parametric limit (PIPL) for the post-annealing ICC should be defined as the addition of highest ICCI, ICCDA and ICCTIFFA values in Table 2-4 of the RTAX-S specifications document posted on the Microsemi SoC Products Group website:

http://www.microsemi.com/soc/documents/RTAXS_DS.pdf

Therefore, the PIPL for ICCA is 500 mA, and the PIPL for ICCI is 60 mA.

Table 5 summarizes the pre-irradiation, post-irradiation right after irradiation and before anneal, and post-annealing ICCA and ICCI data.

Table 5 Pre-irradiation, Post Irradiation and Post-Annealing ICC

DUT	Total Dose	ICCA (mA)			ICCI (mA)		
		Pre-Irrad.	Post-Irrad.	Post-Ann.	Pre-Irrad.	Post-Irrad.	Post-Ann.
12008	300 krad	12	95	24	49	126	44
12015	300 krad	12	91	22	9	116	31
12025	300 krad	10	82	23	8	139	51
12030	200 krad	7	8	6	9	42	14
12046	200 krad	12	18	20	9	46	16

Based on these PIPL, the post-annealing DUT passes both the ICCA and ICCI specification for 300 krad(SiO₂).




Figure 2 DUT 12008 Influx ICCI and ICCA




Figure 3 DUT 12015 Influx ICCI and ICCA




Figure 4 DUT 12025 Influx ICCI and ICCA




Figure 5 DUT 12030 Influx ICCI and ICCA




Figure 6 DUT 12046 Influx ICCI and ICCA

C. Single-Ended 3.3 V LVTTL Input Logic Threshold (VIL/VIH)

The input switching threshold, or trip point, is defined as the applied input voltage at which the output of the design often just input and output buffers starts to switch: VIH is the input trip point when the input is going high to low; VIL is the input trip point when the input is going low to high. The difference between the pre-irradiation and post-annealing data is usually negligibly small.

The pre-irradiation and post-annealing single-ended VIL and VIH are tested and recorded as pass or fail. In each case, the pre-irradiation and post-annealing both passed with respect to the specification.

D. Output-Drive Voltage (VOL/VOH)

The pre-irradiation and post-annealing VOL/VOH are listed in Tables 6 and 7. The post-annealing data are within the specification limits; in each case, the radiation-induced degradation is within 10%.

Table 6 Pre-Irradiation and Post-Annealing VOL (mV)

Pin \ DUT(Dose)	12008 (300 krad)		12015 (300 krad)		12025 (300 krad)		12030 (200 krad)		12046 (200 krad)	
	Pre-rad	Pos-an								
Array_out_EAQ_0	157.2	147.5	154.4	146.2	154.2	143.2	153.7	143.5	156.6	147.0
Array_out_EAQ_1	191.7	184.0	192.3	185.5	190.4	181.3	191.3	182.7	191.5	184.0
Array_out_EAQ_2	194.8	186.5	191.5	184.7	191.6	182.2	190.2	181.7	187.9	180.3
Global_Monitor_EAQ	186.8	178.1	187.3	182.9	184.8	174.8	186.6	177.7	185.5	177.3
Shiftout3	201.0	191.0	195.7	185.4	190.7	179.7	198.2	192.6	193.7	185.1
Shiftout7	208.9	192.1	203.9	184.7	197.4	189.5	207.0	196.1	201.3	192.1
Shiftout8	205.4	196.2	205.2	198.7	203.1	194.7	207.1	198.0	207.2	199.4
RAM_Monitor_EAQ	192.1	181.1	192.3	182.9	190.5	179.8	192.2	181.8	190.7	180.4
RAM_out_EAQ_0	199.3	185.3	191.1	184.1	203.3	183.0	196.6	182.3	210.9	187.7
RAM_out_EAQ_4	156.5	149.3	154.8	146.9	153.1	144.4	157.4	148.0	154.3	146.4
RAM_out_EAQ_8	199.8	193.1	197.1	189.0	192.0	182.8	196.9	187.9	195.3	187.2

Table 7 Pre-Irradiation and Post-Annealing VOH (V)

Pin \ DUT(Dose)	12008 (300 krad)		12015 (300 krad)		12025 (300 krad)		12030 (200 krad)		12046 (200 krad)	
	Pre-rad	Pos-an								
Array_out_EAQ_0	2.75	2.75	2.76	2.76	2.76	2.76	2.76	2.76	2.76	2.76
Array_out_EAQ_1	2.72	2.72	2.72	2.72	2.72	2.72	2.72	2.72	2.72	2.72
Array_out_EAQ_2	2.72	2.71	2.72	2.72	2.72	2.72	2.72	2.72	2.72	2.72
Global_Monitor_EAQ	2.72	2.72	2.72	2.72	2.73	2.72	2.73	2.75	2.73	2.73
Shiftout3	2.71	2.71	2.71	2.71	2.72	2.71	2.71	2.71	2.72	2.71
Shiftout7	2.70	2.70	2.71	2.68	2.71	2.71	2.70	2.71	2.71	2.71
Shiftout8	2.70	2.70	2.70	2.70	2.70	2.70	2.70	2.70	2.70	2.70
RAM_Monitor_EAQ	2.72	2.73	2.72	2.71	2.72	2.72	2.72	2.70	2.72	2.72
RAM_out_EAQ_0	2.71	2.72	2.73	2.72	2.69	2.72	2.72	2.72	2.71	2.71
RAM_out_EAQ_4	2.76	2.76	2.76	2.76	2.77	2.76	2.76	2.76	2.76	2.76
RAM_out_EAQ_8	2.71	2.71	2.71	2.71	2.72	2.72	2.72	2.71	2.72	2.72

E. Propagation Delay

Table 8 lists the pre-irradiation and post-annealing propagation delays. The results show small radiation effects; in any case the percentage change is well below 10%.



Table 8 Radiation-Induced Propagation Delay Degradations

Delay (ns)	DUT	Total Dose	Pre-rad.	Post-100krad	Post-200krad	Post-300krad	Post-ann.
12008	300 krad	6.180	6.115	6.130	-	-	6.140
12015	300 krad	6.235	6.195	6.220	6.310	-	6.205
12025	300 krad	6.370	6.320	6.320	-	-	6.335
12030	200 krad	6.890	6.860	-	-	-	6.840
12046	200 krad	6.770	6.740	-	-	-	6.750

Radiation Δ (%)	DUT	Total Dose	Pre-rad.	Post-100krad	Post-200krad	Post-300krad	Post-ann.
12008	300 krad	-	-	-1.1%	-0.8%	-	-0.6%
12015	300 krad	-	-	-0.6%	-0.2%	1.2%	-0.5%
12025	300 krad	-	-	-0.8%	-0.8%	-	-0.5%
12030	200 krad	-	-	-0.4%	-	-	-0.7%
12046	200 krad	-	-	-0.4%	-	-	-0.3%

F. Transition Time

Figure 7a to Figure 16b show the pre-irradiation and post-annealing transition edges. In each case, the radiation-induced transition-time degradation is not observable.






Figure 8a DUT 12015 Pre-irradiation Rising Edge,
abscissa scale is 1 V/div and ordinate scale is 2 ns/div.






Figure 8b DUT 12015 Post-Annealing Rising Edge,
abscissa scale is 1 V/div and ordinate scale is 2 ns/div.



**Figure 9a DUT 12025 Pre-Irradiation Rising Edge,
abscissa scale is 1 V/div and ordinate scale is 2 ns/div.**



**Figure 9b DUT 12025 Post-Annealing Rising Edge,
abscissa scale is 1 V/div and ordinate scale is 2 ns/div.**




Figure 10a DUT 12030 Pre-Irradiation Rising Edge,
abscissa scale is 1 V/div and ordinate scale is 2 ns/div.






Figure 10b DUT 12030 Post-Annealing Rising Edge,
abscissa scale is 1 V/div and ordinate scale is 2 ns/div.



**Figure 11a DUT 12046 Pre-Irradiation Rising Edge,
abscissa scale is 1 V/div and ordinate scale is 2 ns/div.**



**Figure 11b DUT 12046 Post-Annealing Rising Edge,
abscissa scale is 1 V/div and ordinate scale is 2 ns/div.**



Figure 12a DUT 12008 Pre-Irradiation Falling Edge,
abscissa scale is 1 V/div and ordinate scale is 2 ns/div.






Figure 12b DUT 12008 Post-Annealing Falling Edge,
abscissa scale is 1 V/div and ordinate scale is 2 ns/div.



**Figure 13a DUT 12015 Pre-Irradiation Falling Edge,
abscissa scale is 1 V/div and ordinate scale is 2 ns/div.**



**Figure 13b DUT 12015 Post-Annealing Falling Edge,
abscissa scale is 1 V/div and ordinate scale is 2 ns/div.**




Figure 14a DUT 12025 Pre-Irradiation Falling Edge,
abscissa scale is 1 V/div and ordinate scale is 2 ns/div.



Figure 14b DUT 12025 Post-Annealing Falling Edge,
abscissa scale is 1 V/div and ordinate scale is 2 ns/div.



**Figure 15a DUT 12030 Pre-Irradiation Falling Edge,
abscissa scale is 1 V/div and ordinate scale is 2 ns/div.**



**Figure 15b DUT 12030 Post-Annealing Falling Edge,
abscissa scale is 1 V/div and ordinate scale is 2 ns/div.**




Figure 16a DUT 12046 Pre-Irradiation Falling Edge,
abscissa scale is 1 V/div and ordinate scale is 2 ns/div.



Figure 16b DUT 12046 Post-Annealing Falling Edge,
abscissa scale is 1 V/div and ordinate scale is 2 ns/div.

Appendix A: DUT Bias Diagram




Figure A1 I/O bias During Irradiation




Figure A2 Power supply, Ground and Special Pins Bias During Irradiation

Appendix B: Functionality Tests




Figure B1 QBI Block – Top-Level Design




Figure B2 QBI Block – Combinatorial Test (Top Level)




Figure B3 QBI Block – RAM Test (Top Level)




Figure B4 QBI Block – RAM Block




Figure B5 EAQ Block – Top Level




Figure B6 EAQ Block – Array Test (Shift Register)




Figure B7 EAQ Block – I/O Test (Top Level)




Figure B8 EAQ Block – SRAM Test (Top Level)



Microsemi Corporate Headquarters
One Enterprise, Aliso Viejo CA 92656 USA
Within the USA: +1 (949) 380-6100
Sales: +1 (949) 380-6136
Fax: +1 (949) 215-4996

Microsemi Corporation (NASDAQ: MSCC) offers a comprehensive portfolio of semiconductor solutions for: aerospace, defense and security; enterprise and communications; and industrial and alternative energy markets. Products include high-performance, high-reliability analog and RF devices, mixed signal and RF integrated circuits, customizable SoCs, FPGAs, and complete subsystems. Microsemi is headquartered in Aliso Viejo, Calif. Learn more at www.microsemi.com.

© 2012 Microsemi Corporation. All rights reserved. Microsemi and the Microsemi logo are trademarks of Microsemi Corporation. All other trademarks and service marks are the property of their respective owners.