# Application Note Assembly Instructions for CQFP Packages SMT on PCB





## **Contents**

1	Revis	sion History	1
		Revision 1.0	
2	Asse	mbly Instructions for CQFP Packages SMT on PCB	2
	2.1	Attaching CQFP Packages to System Boards	. 2
	2.2	Common Questions and Answers	. 5



# 1 Revision History

The revision history describes the changes that were implemented in the document. The changes are listed by revision, starting with the most current publication.

## **1.1** Revision **1.0**

Revision 1.0 was published in September 2017. It was the first publication of this document.



# 2 Assembly Instructions for CQFP Packages SMT on PCB


To minimize board-level vibration failure, it is important to attach a ceramic quad flat pack (CQFP) to system boards correctly. Following the correct procedures will not completely eliminate vibration failure, but it will help prevent initial mistakes, which can minimize vibration failure. Because each customer's application is different, Microsemi recommends that the user evaluate their application requirements and select the right material and procedures when attaching CQFP packages on system boards.

### 2.1 Attaching CQFP Packages to System Boards

Microsemi recommends the following procedures for attaching CQFP packages to system boards:


1. Trim and form (Fancort Inc. products are recommended).





2. Solder CQ package on the PCB by hand soldering or reflow. Reflow profiles must be optimized based on customer requirements.


Figure 2 • CQ Package Soldered on PCB






3. Apply a non-conductive epoxy or glue (thermal-conducive, heat, cure type) between the four corners of the backside of the package and the board. Select the material hardness and property based on vibration frequency, system requirements, and application. Applying glue or epoxy holds down the board and absorbs peak energy during the vibration test, which prevents leads from breaking. Applying an adhesive also conducts heat from the device to the system board.

Figure 3 • Applying Glue or Epoxy



4. Top coating and cure. Step three does not eliminate package lead breaking completely. During the vibration test, the braze area (the joint between the lead and the ceramic body) within the four corners contains the highest stress level. Cracking in the braze area can be minimized by applying a UV cure, which is the non-conductive type top coating material on the top of the package. The amount of coating material used is critical. It is best to dispense just enough material to cover the tip of the lead braze.

Figure 4 • CQ Package Soldered on PCB




During the vibration test, the top coating material will distribute the same stress from the highly localized stress from the lead braze tip to the whole coating surface. A top coating may not be needed in some cases; therefore, determine if a top coat is needed based on the application.

**Note:** Steps three and four are highly recommended for heavier CQ packages, particularly the CQ256 and CQ352 packages with heat slugs.




The following image shows a bottom view of the CQ package without a heat sink.

Figure 5 • CQ Package Without Heat Sink—Bottom View




The following illustration shows the top coating and bottom epoxy on the CQ package without a heat sink on the bottom.

Figure 6 • Top Coating and Bottom Epoxy on CQ Package with Heat Sink on the Bottom



The following image shows a bottom view of the heat sink.


Figure 7 • CQ Package with a Heat Sink—Bottom View





The following illustration shows the top coating and bottom epoxy on the CQ package with a heat sink on the bottom.

Figure 8 • Top Coating and Bottom Epoxy on CQ Package with Heat Sink on the Bottom



**Note:** When soldering the CQ package with the heat sink to the PCB, be aware that the heat sink is connected to the package GND layer.

#### 2.2 Common Questions and Answers

#### Why solder the CQ package on PCB before putting epoxy under the package?

Putting the epoxy under the package first causes stress on the leads during soldering to the board. This is called pre-stress and can induce lead fatigue.

#### Why put thermal-conductive epoxy or glue under the package?

For heavier packages, it is necessary to hold down the package to the system board and minimize the board vibration test failure. It also helps conduct heat from the device to the system board.

#### Why should UV cure type epoxy be applied to the top of the leads, and what type should be used?

The UV cure provides a quick cure time, and any soft-type material should be used. Decide the best material for each application, as not every application may require top coating.

The UV cure epoxy redistribute stress from highly localized stress in the braze area. This will minimize board-vibration test failures.

# Where can the materials in steps three and four be obtained? Why doesn't Microsemi provide an exact set of materials to use?

Dow Corning, GE, and other polymer material manufactures are a good place to find the materials. Because each application's requirements are different, Microsemi does not recommend one set of materials. There are other requirements and factors, such as outgas, that need to be considered.

#### Do steps three and four need to be done together?

No, in most cases (lighter packages), step four is not necessary. However, if the vibration frequency is high or the test condition is tough, step four may be needed. Again, decide what is needed based on the application.





#### Microsemi Corporate Headquarters

One Enterprise, Aliso Viejo, CA 92656 USA Within the USA: +1 (800) 713-4113 Outside the USA: +1 (949) 380-6100 Fax: +1 (949) 215-4996 Email: sales.support@microsemi.com www.microsemi.com

© 2003–2017 Microsemi Corporation. All rights reserved. Microsemi and the Microsemi logo are trademarks of Microsemi Corporation. All other trademarks and service marks are the property of their respective owners.

Microsemi makes no warranty, representation, or guarantee regarding the information contained herein or the suitability of its products and services for any particular purpose, nor does Microsemi assume any liability whatsoever arising out of the application or use of any product or circuit. The products sold hereunder and any other products sold by Microsemi have been subject to limited testing and should not be used in conjunction with mission-critical equipment or applications. Any performance specifications are believed to be reliable but are not verified, and Buyer must conduct and complete all performance and other testing of the products, alone and together with, or installed in, any end-products. Buyer shall not rely on any data and performance specifications or parameters provided by Microsemi. It is the Buyer's responsibility to independently determine suitability of any products and to test and verify the same. The information provided by Microsemi hereunder is provided "as is, where is" and with all flautis, and the entire risk associated with such information is entirely with the Buyer. Microsemi does not grant, explicitly or implicitly, to any party any patent rights, licenses, or any other IP rights, whether with regard to such information itself or anything described by such information. Information provided in this document is proprietary to Microsemi, and Microsemi reserves the right to make any changes to the information in this document or to any products and services at any time without notice.

Microsemi Corporation (Nasdaq: MSCC) offers a comprehensive portfolio of semiconductor and system solutions for aerospace & defense, communications, data center and industrial markets. Products include high-performance and radiation-hardened analog mixed-signal integrated circuits, FPGAs, SoCs and ASICs; power management products; timing and synchronization devices and precise time solutions, setting the world's standard for time; voice processing devices; RF solutions; discrete components; enterprise storage and communication solutions; security technologies and scalable anti-tamper products; Ethernet solutions; Power-over-Ethernet ICs and midspans; as well as custom design capabilities and services. Microsemi is headquartered in Aliso Viejo, California, and has approximately 4,800 employees globally. Learn more at www.microsemi.com.

51900040