




DISCLAIMER:

This design is intended to demonstrate the application of the ZL5011x device. It has not been manufactured or subjected to lab verification.

Notes:

1. Two designs are shown on TDM interface and PHY interface catering for different applications. However, at any time only one circuit should be connected.


2. The same design is applicable to the ZL50111 and the ZL50114.



Applications Engineering, Network Access


ZL50110 Reference Design - Block Diagram


Size: A		Revision 1.0
Wednesday, September 03, 2003	Sheet 1	of 15



Notes:

1. For all components on this page placement and routing are critical.
2. SCLK and RAM_CLKx nets are to be short, equal length traces on PCB layout, routed on internal layers to reduce EMI.






NOTES:


1. The ZL50110 can be connected to most processors as a SRAM device. Only the MPC8260 is shown here as an example.

2. The implementation of address latch, data buffer, CPU clock and CPLD control logic are application/design specific, therefore are not shown here.



NOTE:

1. The use of SSRAM and its size are optional and application specific.
2. RAM_CLKx traces are to be matched length.



NOTE:
R1, R2, R3, R4 are populated in PCS mode only. They are not populated in MII or GMII modes.

