
H.264 Encoder User Guide

Introduction

H.264 is a popular video compression standard for compression of digital video. It is also known as MPEG-4 Part10 or Advanced Video Coding (MPEG-4 AVC). H.264 uses block-wise approach for compressing the video where the block size is defined as 16 x 16 and is called a macro block. The compression standard supports various profiles that define the compression ratio and complexity of the implementation. The video frames, to be compressed, are treated as I frame, P frame, and B frame. An I frame is an intra-coded frame where compression is done by using the information contained within the frame. No other frames are required to decode an I frame. A P frame is compressed by using the changes with respect to an earlier frame that can be an I frame or a P frame. The compression of B frame is done by using the motion changes with respect to both an earlier frame and an upcoming frame.

The I and P frame compression process has four stages:


- Intra/Inter prediction
- Integer transformation
- Quantization
- Entropy encoding

H.264 supports two types of encoding:

- Context Adaptive Variable Length Coding (CAVLC)
- Context Adaptive Binary Arithmetic Coding (CABAC)

The current version of H.264 Encoder implements baseline profile and uses CAVLC for entropy encoding. Also, H.264 Encoder supports encoding of I and P frames.

Figure 1. H.264 Encoder Block Diagram



Features

H.264 Encoder has the following key features:

- Compresses YCbCr 420 video format
- Accepts YCbCr 422 video format as input
- Supports 8-bit for each component (Y, Cb, and Cr)
- Supports ITU-T H.264 Annex B compliant NAL byte stream output
- Operates without standalone operation, CPU, or processor assistance not Required
- Supports user configurable Quality Factor (QP)
- Supports P Frame Count (PCOUNT)
- Supports user configurable threshold value for skip block
- Supports computation at the rate of one pixel per clock
- Supports compression up to resolution of 1080p 60 fps
- Uses video arbiter interface for accessing DDR frame buffers
- Minimal latency (252 μ s for full HD or 17 horizontal lines)

Supported Families

H.264 Encoder supports the following product families:

- PolarFire® SoC
- PolarFire

Table of Contents


Introduction.....	1
Features.....	3
Supported Families.....	3
1. Hardware Implementation.....	5
1.1. Intra Prediction.....	5
1.2. Integer Transform.....	5
1.3. Quantization.....	5
1.4. Motion Estimation.....	5
1.5. Motion Compensation.....	6
1.6. CAVLC.....	6
1.7. Header Generator.....	6
1.8. H.264 Stream Generator.....	6
1.9. DDR Write Channel and Read Channel.....	6
2. Inputs and Outputs.....	7
2.1. Ports.....	7
3. Clock Constraints.....	9
4. Installation Instructions	10
5. Testbench.....	11
5.1. Simulation.....	11
6. Resource Utilization.....	15
7. Configuration Parameters.....	16
7.1. IP Configurator.....	16
8. License.....	17
9. Revision History.....	18
Microchip FPGA Support.....	19
Microchip Information.....	19
The Microchip Website.....	19
Product Change Notification Service.....	19
Customer Support.....	19
Microchip Devices Code Protection Feature.....	19
Legal Notice.....	20
Trademarks.....	20
Quality Management System.....	21
Worldwide Sales and Service.....	22

1. Hardware Implementation

This section describes the different internal modules of the H.264 Encoder. Data input to the H.264 Encoder must be in the form of a raster scan image in the YCbCr 422 format. H.264 Encoder uses 422 formats as input and implements compression in 420 formats.

The following figure shows the H.264 Encoder block diagram.

Figure 1-1. H.264 Encoder - Modules



1.1 Intra Prediction

H.264 uses various intra-prediction modes to reduce the information in a 4 x 4 block. The intra-prediction block in the IP uses only DC prediction on 4 x 4 matrix size. The DC component is computed from the adjacent top and left 4 x 4 blocks.

1.2 Integer Transform

H.264 uses integer discrete cosine transform where the coefficients are distributed across the integer transform matrix and the quantization matrix such that there are no multiplications or divisions in the integer transform. The integer transform stage implements the transformation using shift and add operations.

1.3 Quantization

The quantization multiplies each output of integer transform with a predetermined quantization value defined by the QP user input value. The range of QP value is from 0 to 51. Any value more than 51 is clamped to 51. A lower QP value denotes lower compression and higher quality and vice versa.

1.4 Motion Estimation

The Motion Estimation searches 8 x 8 block of the current frame in the 16 x 16 block of the previous frame and generates motion vectors.

1.5 Motion Compensation

The Motion compensation gets the motion vectors from the Motion Estimation block and finds the corresponding 8 x 8 block in the previous frame.

1.6 CAVLC

H.264 uses two types of entropy encoding—CAVLC and CABAC. The IP uses CAVLC for encoding the quantized output.

1.7 Header Generator

The header generator block generates the block headers, the slice headers, the Sequence Parameter Set (SPS), the Picture Parameter Set (PPS), and the Network Abstraction Layer (NAL) unit depending on the instance of the video frame. Skip block decision logic calculates the Sum of Absolute Difference (SAD) of the current frame 16 x 16 macro block and the previous frame 16 x 16 macro block from the motion vector predicted location. The skip block is decided using the SAD value and the SKIP_THRESHOLD input.

1.8 H.264 Stream Generator

The H.264 stream generator block combines the CAVLC output along with the headers to create the encoded output as per the H.264 standard format.

1.9 DDR Write Channel and Read Channel

H.264 Encoder requires the decoded frame to be stored in DDR memory, which is used in Inter prediction. The IP uses DDR write and read channels to connect with the Video Arbiter IP, which interacts with the DDR memory through the DDR controller IP.

2. Inputs and Outputs

This section describes the inputs and the outputs of the H.264 Encoder.

2.1 Ports

The following tables list the description of the input and the output ports of the H.264 Encoder.

Table 2-1. Inputs and Outputs of H.264 Encoder

Signal Name	Direction	Width	Description
DDR_CLK_I	Input	1	DDR memory controller clock
PIX_CLK_I	Input	1	Input clock with which incoming pixels are sampled
RESET_N	Input	1	Active-low Asynchronous reset signal to the design
DATA_VALID_I	Input	1	Input Pixel data valid signal
DATA_Y_I	Input	8	8-bit Luma pixel input in 422 format
DATA_C_I	Input	8	8-bit Chroma pixel input in 422 format
FRAME_START_I	Input	1	Start of Frame indication The rising edge of this signal is considered as frame start.
FRAME_END_I	Input	1	End of Frame indication
DDR_FRAME_START_ADDR_I	Input	8	DDR memory start address (LSB 24-bits are 0) to store the reconstructed frame. The H.264 IP will store 4 frames and it will use 64 MB of DDR memory.
I_FRAME_FORCE_I	Input	1	User can force to I frame at anytime. It is pulse signal.
PCOUNT_I	Input	8	Number of P frames per every I frame 422 format value ranges from 0 to 255.
QP	Input	6	Quality factor for H.264 quantization 422 format value ranges from 0 to 51 where 0 represents highest quality and lowest compression and 51 represents highest compression.
SKIP_THRESHOLD_I	Input	12	Threshold for skip block decision This value represents the SAD value of 16 x 16 Macro block for skipping. The range is from 0 to 1024, with a typical value of 512. Higher threshold produces more skip blocks and low quality.
VRES_I	Input	16	Vertical resolution of input image. It must be multiple of 16.
HRES_I	Input	16	Horizontal resolution of input image. It must be multiple of 16.
DATA_VALID_O	Output	1	Signal denoting encoded data is valid.

.....continued

Signal Name	Direction	Width	Description
DATA_O	Output	16	H.264 encoded data output that contains NAL unit, slice header, SPS, PPS, and the encoded data of macro blocks.
WRITE_CHANNEL_BUS	—	—	Write channel bus to be connected with Video arbiter Write channel bus. This is available when the bus interface is selected for Arbiter Interface.
READ_CHANNEL_BUS	—	—	Read channel bus to be connected with Video arbiter Read channel bus. This is available when the bus interface is selected for Arbiter Interface.
DDR Write Native IF —These ports are available when the Native interface is selected for Arbiter Interface.			
DDR_WRITE_ACK_I	Input	1	Write acknowledgment from arbiter write channel.
DDR_WRITE_DONE_I	Input	1	Write completion from arbiter.
DDR_WRITE_REQ_O	Output	1	Write request to arbiter.
DDR_WRITE_START_ADDR_O	Output	32	DDR address to which write has to be made.
DDR_WBURST_SIZE_O	Output	8	DDR write burst size.
DDR_WDATA_VALID_O	Output	1	Data valid to arbiter.
DDR_WDATA_O	Output	DDR_AXI_DATA_WIDTH	Data output to arbiter.
DDR Read Native IF —These ports are available when the Native interface is selected for Arbiter Interface.			
DDR_READ_ACK_I	Input	1	Read acknowledgment from arbiter read channel.
DDR_READ_DONE_I	Input	1	Read completion from arbiter.
DDR_RDATA_VALID_I	Input	1	Data valid from arbiter.
DDR_RDATA_I	Input	DDR_AXI_DATA_WIDTH	Data input from arbiter.
DDR_READ_REQ_O	Output	1	Read request to arbiter.
DDR_READ_START_ADDR_O	Output	32	DDR address from which read has to be made.
DDR_RBURST_SIZE_O	Output	8	DDR read burst size.

3. Clock Constraints

The H.264 Encoder IP uses PIX_CLK_I and DDR_CLK_I clock inputs. Use the clock grouping constraints for place and routing and verify timing as the IP implements the clock domain crossing logic.

4. Installation Instructions

H.264 Encoder core must be installed to the IP Catalog of the Libero® SoC software. This is done automatically through the IP Catalog update function in the Libero SoC software, or the IP core can be manually downloaded from the catalog. Once the IP core is installed in the Libero SoC software IP Catalog, the core can be configured, generated, and instantiated within SmartDesign for inclusion in the Libero project.

5. Testbench


Testbench is provided to check the functionality of the H.264 Encoder IP.

5.1 Simulation

The simulation uses a 432×240 image in the YCbCr422 format represented by two files, each for Y and C as input and generates a H.264 file format containing two frames. The following steps describe how to simulate the core using the testbench.


1. Go to Libero SoC **Catalog > View > Windows > Catalog**, and then expand **Solutions-Video**. Double click **H264_Encoder**, and then click **OK**.

Figure 5-1. H.264 Encoder IP Core in Libero SoC Catalog



2. To generate the required SmartDesign for the H.264 Encoder IP simulation, click Libero **Project > Execute script**. Browse to script `.. \<Project_name> \component \Microchip \SolutionCore \H264_Encoder \<H264 IP version> \scripts \H264_SD.tcl`, and then click **Run**.


Figure 5-2. Execute Script Run



The default AXI data bus width is 512. If the H.264 Encoder IP is configured for 256/128 bus widths, type **AXI_DATA_WIDTH:256** or **AXI_DATA_WIDTH:128** in the **Arguments** field.


The SmartDesign appears. See the following figure.

Figure 5-3. Top SmartDesign




3. On the **Files** tab, click **simulation > Import Files**.

Figure 5-4. Import Files




4. Import the **H264_sim_data_in_y.txt**, **H264_sim_data_in_c.txt** file and the **H264_sim_refOut.txt** file from the following path: `..\<Project_name>\component\Microchip\SolutionCore\ H264_Encoder\<H264 IP version>\Stimulus`.
5. To import a different file, browse the folder that contains the required file, and click **Open**. The imported file is listed under simulation, see the following figure.

Figure 5-5. Imported Files




6. On the **Stimulus Hierarchy** tab, click **H264_Encoder_tb (H264_Encoder_tb.v) > Simulate Pre-Synth Design > Open Interactively**. The IP is simulated for two frames.

Figure 5-6. Simulating Pre-Synthesis Design



ModelSim opens with the testbench file as shown in the following figure.

Figure 5-7. ModelSim Simulation Window



Important: If the simulation is interrupted due to the run time limit specified in the DO file, use the `run -all` command to complete the simulation.

6. Resource Utilization

H.264 Encoder is implemented in the PolarFire SoC FPGA (MPFS250T-1FCG1152I package) and generates compressed data by using 4:2:2 sampling of input data.

Table 6-1. Resource Utilization for H.264 Encoder

Resource	Usage
4 Look-Up Tables (LUTs)	69092
D Flip Flops (DFFs)	65522
Static Random Access Memory (LSRAM)	232
uSRAM	30
Math blocks	19
Interface 4-input LUTs	9396
Interface DFFs	9396

7. Configuration Parameters

The following table lists the description of the generic configuration parameters used in the hardware implementation of the H.264 Encoder, which can vary based on the application requirements.


Table 7-1. Configuration Parameters

Name	Description
DDR_AXI_DATA_WIDTH	Defines the DDR AXI data width. It can be 128, 256, or 512
ARBITER_INTERFACE	Option to select the native or bus interface to connect with video arbiter IP

7.1 IP Configurator

The following figure shows the H.264 Encoder IP configurator.

Figure 7-1. H.264 Encoder Configurator



8. License

H.264 Encoder is provided in encrypted form only under license.

Encrypted RTL source code is license-locked and must be purchased separately. You can perform simulation, synthesis, layout, and program the Field Programmable Gate Array (FPGA) silicon using the Libero design suite.

Evaluation license is provided for free to check the H.264 Encoder features. The evaluation license expires after an hour's use on the hardware.

9. Revision History

The revision history describes the changes that were implemented in the document. The changes are listed by revision, starting with the most current publication.

Table 9-1. Revision History

Revision	Date	Description
B	09/2022	<ul style="list-style-type: none">• Updated Features section.• Updated the width of DATA_O output signal from 8 to 16, see Table 2-1.• Updated Figure 7-1.• Updated 8. License section.• Updated 6. Resource Utilization section.• Updated Figure 5-3.
A	07/2022	Initial release.

Microchip FPGA Support

Microchip FPGA products group backs its products with various support services, including Customer Service, Customer Technical Support Center, a website, and worldwide sales offices. Customers are suggested to visit Microchip online resources prior to contacting support as it is very likely that their queries have been already answered.

Contact Technical Support Center through the website at www.microchip.com/support. Mention the FPGA Device Part number, select appropriate case category, and upload design files while creating a technical support case.

Contact Customer Service for non-technical product support, such as product pricing, product upgrades, update information, order status, and authorization.

- From North America, call **800.262.1060**
- From the rest of the world, call **650.318.4460**
- Fax, from anywhere in the world, **650.318.8044**

Microchip Information

The Microchip Website

Microchip provides online support via our website at www.microchip.com/. This website is used to make files and information easily available to customers. Some of the content available includes:

- **Product Support** – Data sheets and errata, application notes and sample programs, design resources, user's guides and hardware support documents, latest software releases and archived software
- **General Technical Support** – Frequently Asked Questions (FAQs), technical support requests, online discussion groups, Microchip design partner program member listing
- **Business of Microchip** – Product selector and ordering guides, latest Microchip press releases, listing of seminars and events, listings of Microchip sales offices, distributors and factory representatives

Product Change Notification Service

Microchip's product change notification service helps keep customers current on Microchip products. Subscribers will receive email notification whenever there are changes, updates, revisions or errata related to a specified product family or development tool of interest.

To register, go to www.microchip.com/pcn and follow the registration instructions.

Customer Support

Users of Microchip products can receive assistance through several channels:

- Distributor or Representative
- Local Sales Office
- Embedded Solutions Engineer (ESE)
- Technical Support

Customers should contact their distributor, representative or ESE for support. Local sales offices are also available to help customers. A listing of sales offices and locations is included in this document.

Technical support is available through the website at: www.microchip.com/support

Microchip Devices Code Protection Feature

Note the following details of the code protection feature on Microchip products:

-
- Microchip products meet the specifications contained in their particular Microchip Data Sheet.
 - Microchip believes that its family of products is secure when used in the intended manner, within operating specifications, and under normal conditions.
 - Microchip values and aggressively protects its intellectual property rights. Attempts to breach the code protection features of Microchip product is strictly prohibited and may violate the Digital Millennium Copyright Act.
 - Neither Microchip nor any other semiconductor manufacturer can guarantee the security of its code. Code protection does not mean that we are guaranteeing the product is “unbreakable”. Code protection is constantly evolving. Microchip is committed to continuously improving the code protection features of our products.

Legal Notice

This publication and the information herein may be used only with Microchip products, including to design, test, and integrate Microchip products with your application. Use of this information in any other manner violates these terms. Information regarding device applications is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. Contact your local Microchip sales office for additional support or, obtain additional support at www.microchip.com/en-us/support/design-help/client-support-services.

THIS INFORMATION IS PROVIDED BY MICROCHIP "AS IS". MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION INCLUDING BUT NOT LIMITED TO ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, AND FITNESS FOR A PARTICULAR PURPOSE, OR WARRANTIES RELATED TO ITS CONDITION, QUALITY, OR PERFORMANCE.

IN NO EVENT WILL MICROCHIP BE LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL, OR CONSEQUENTIAL LOSS, DAMAGE, COST, OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE INFORMATION OR ITS USE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY RELATED TO THE INFORMATION OR ITS USE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THE INFORMATION.

Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.

Trademarks

The Microchip name and logo, the Microchip logo, Adaptec, AVR, AVR logo, AVR Freaks, BesTime, BitCloud, CryptoMemory, CryptoRF, dsPIC, flexPWR, HELDO, IGLOO, JukeBlox, KeeLoq, Kleer, LANCheck, LinkMD, maXStylus, maXTouch, MediaLB, megaAVR, Microsemi, Microsemi logo, MOST, MOST logo, MPLAB, OptoLyzer, PIC, picoPower, PICSTART, PIC32 logo, PolarFire, Prochip Designer, QTouch, SAM-BA, SenGenuity, SpyNIC, SST, SST Logo, SuperFlash, Symmetricom, SyncServer, Tachyon, TimeSource, tinyAVR, UNI/O, Vectron, and XMEGA are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

AgileSwitch, APT, ClockWorks, The Embedded Control Solutions Company, EtherSynch, Flashtec, Hyper Speed Control, HyperLight Load, Libero, motorBench, mTouch, Powermite 3, Precision Edge, ProASIC, ProASIC Plus, ProASIC Plus logo, Quiet- Wire, SmartFusion, SyncWorld, Temux, TimeCesium, TimeHub, TimePictra, TimeProvider, TrueTime, and ZL are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Adjacent Key Suppression, AKS, Analog-for-the-Digital Age, Any Capacitor, AnyIn, AnyOut, Augmented Switching, BlueSky, BodyCom, Clockstudio, CodeGuard, CryptoAuthentication, CryptoAutomotive, CryptoCompanion, CryptoController, dsPICDEM, dsPICDEM.net, Dynamic Average Matching, DAM, ECAN, Espresso T1S, EtherGREEN, GridTime, IdealBridge, In-Circuit Serial Programming, ICSP, INICnet, Intelligent Paralleling, IntelliMOS, Inter-Chip Connectivity, JitterBlocker, Knob-on-Display, KoD, maxCrypto, maxView, memBrain, Mindi, MiWi, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, MultiTRAK, NetDetach, Omniscient Code Generation, PICDEM, PICDEM.net, PICkit, PICtail, PowerSmart, PureSilicon, QMatrix, REAL ICE, Ripple Blocker, RTAX, RTG4, SAM-

ICE, Serial Quad I/O, simpleMAP, SimpliPHY, SmartBuffer, SmartHLS, SMART-I.S., storClad, SQL, SuperSwitcher, SuperSwitcher II, Switchtec, SynchroPHY, Total Endurance, Trusted Time, TSHARC, USBCheck, VariSense, VectorBlox, VeriPHY, ViewSpan, WiperLock, XpressConnect, and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

The Adaptec logo, Frequency on Demand, Silicon Storage Technology, and Symmcom are registered trademarks of Microchip Technology Inc. in other countries.

GestIC is a registered trademark of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 2022, Microchip Technology Incorporated and its subsidiaries. All Rights Reserved.

ISBN: 978-1-6683-1311-4

Quality Management System

For information regarding Microchip's Quality Management Systems, please visit www.microchip.com/quality.

Worldwide Sales and Service

AMERICAS	ASIA/PACIFIC	ASIA/PACIFIC	EUROPE
Corporate Office 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200 Fax: 480-792-7277 Technical Support: www.microchip.com/support Web Address: www.microchip.com	Australia - Sydney Tel: 61-2-9868-6733 China - Beijing Tel: 86-10-8569-7000 China - Chengdu Tel: 86-28-8665-5511 China - Chongqing Tel: 86-23-8980-9588 China - Dongguan Tel: 86-769-8702-9880 China - Guangzhou Tel: 86-20-8755-8029 China - Hangzhou Tel: 86-571-8792-8115 China - Hong Kong SAR Tel: 852-2943-5100 China - Nanjing Tel: 86-25-8473-2460 China - Qingdao Tel: 86-532-8502-7355 China - Shanghai Tel: 86-21-3326-8000 China - Shenyang Tel: 86-24-2334-2829 China - Shenzhen Tel: 86-755-8864-2200 China - Suzhou Tel: 86-186-6233-1526 China - Wuhan Tel: 86-27-5980-5300 China - Xian Tel: 86-29-8833-7252 China - Xiamen Tel: 86-592-2388138 China - Zhuhai Tel: 86-756-3210040	India - Bangalore Tel: 91-80-3090-4444 India - New Delhi Tel: 91-11-4160-8631 India - Pune Tel: 91-20-4121-0141 Japan - Osaka Tel: 81-6-6152-7160 Japan - Tokyo Tel: 81-3-6880-3770 Korea - Daegu Tel: 82-53-744-4301 Korea - Seoul Tel: 82-2-554-7200 Malaysia - Kuala Lumpur Tel: 60-3-7651-7906 Malaysia - Penang Tel: 60-4-227-8870 Philippines - Manila Tel: 63-2-634-9065 Singapore Tel: 65-6334-8870 Taiwan - Hsin Chu Tel: 886-3-577-8366 Taiwan - Kaohsiung Tel: 886-7-213-7830 Taiwan - Taipei Tel: 886-2-2508-8600 Thailand - Bangkok Tel: 66-2-694-1351 Vietnam - Ho Chi Minh Tel: 84-28-5448-2100	Austria - Wels Tel: 43-7242-2244-39 Fax: 43-7242-2244-393 Denmark - Copenhagen Tel: 45-4485-5910 Fax: 45-4485-2829 Finland - Espoo Tel: 358-9-4520-820 France - Paris Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79 Germany - Garching Tel: 49-8931-9700 Germany - Haan Tel: 49-2129-3766400 Germany - Heilbronn Tel: 49-7131-72400 Germany - Karlsruhe Tel: 49-721-625370 Germany - Munich Tel: 49-89-627-144-0 Fax: 49-89-627-144-44 Germany - Rosenheim Tel: 49-8031-354-560 Israel - Ra'anana Tel: 972-9-744-7705 Italy - Milan Tel: 39-0331-742611 Fax: 39-0331-466781 Italy - Padova Tel: 39-049-7625286 Netherlands - Drunen Tel: 31-416-690399 Fax: 31-416-690340 Norway - Trondheim Tel: 47-72884388 Poland - Warsaw Tel: 48-22-3325737 Romania - Bucharest Tel: 40-21-407-87-50 Spain - Madrid Tel: 34-91-708-08-90 Fax: 34-91-708-08-91 Sweden - Gothenberg Tel: 46-31-704-60-40 Sweden - Stockholm Tel: 46-8-5090-4654 UK - Wokingham Tel: 44-118-921-5800 Fax: 44-118-921-5820