
RT PolarFire®: Building a RISC-V Processor Subsystem

Introduction

Microchip offers the Mi-V processor IP and software toolchain at no cost to develop RISC-V processor based designs. RISC-V is a standard open instruction set architecture (ISA) under the governance of the RISC-V foundation. It offers numerous benefits, which include enabling the open-source community to test and improve cores at a faster pace than closed ISAs.

RT PolarFire FPGAs support Mi-V soft processors to run user applications. This application note describes how to build a Mi-V processor subsystem to execute a user application from the designated TCM memory initialized from the sNVM/μPROM/SPI Flash.

Table of Contents

Introduction.....	1
1. Design Requirements.....	3
1.1. Design Files.....	3
2. Design Description.....	4
3. Hardware Implementation.....	5
3.1. IP Blocks.....	5
3.2. Memory Map.....	6
4. Software Implementation.....	7
5. Setting Up the Demo.....	9
5.1. Setting Up the Hardware.....	9
5.2. Setting Up the Serial Terminal (Tera Term).....	9
6. Running the Demo.....	11
6.1. Generating the TCM Initialization Client.....	11
6.2. Programming the RT PolarFire Device.....	12
6.3. Generating the SPI Flash Image.....	13
6.4. Programming the SPI Flash.....	13
7. Appendix: Programming the RT PolarFire Device Using FlashPro Express.....	15
8. Revision History.....	17
The Microchip Website.....	18
Product Change Notification Service.....	18
Customer Support.....	18
Microchip Devices Code Protection Feature.....	18
Legal Notice.....	18
Trademarks.....	19
Quality Management System.....	20
Worldwide Sales and Service.....	21

1. Design Requirements

The following table lists the hardware and software requirements for building a Mi-V processor subsystem.

Design Requirements	Description
Hardware Requirements	
RTPF500TS Evaluation Kit – 12V / 5A AC power adapter and cord – USB 2.0 A to mini-B cable – FlashPro External Programmer	To be released.
Software Requirements	
– Libero [®] SoC – FlashPro Express – SoftConsole – Tera Term or PuTTY	See the readme.txt file in the design files for all software versions needed to create the Mi-V reference design.

1.1 Design Files


1. Download the reference design files from soc.microsemi.com/download/rsc/?f=rtpf_miv_subsystem_df.
2. Download and install Libero SoC from the following link:
www.microsemi.com/product-directory/design-resources/1750-libero-soc#downloads.

2. Design Description

MIV_RV32 is a processor core designed to implement the RISC-V instruction set. The core can be configured to have AHB, APB3, and AXI3/4 bus interfaces for peripheral and memory accesses. [Figure 2-1](#) shows the top-level block diagram of the Mi-V subsystem built on RT PolarFire FPGA.

The user application to be executed on Mi-V processor can be stored in μ PROM, sNVM, or an external SPI Flash. At device power-up, the system controller initializes the designated TCM with the user application. The system Reset is released after the TCM initialization is completed. If the user application is stored in SPI Flash, the System Controller uses the SC_SPI interface for reading the user application from SPI Flash. The given user application performs DDR3 memory access and prints the messages to a UART terminal, and blinks user LEDs on the board.


Figure 2-1. Block Diagram



3. Hardware Implementation

The following figure shows the Libero design of the Mi-V processor subsystem.

Figure 3-1. Mi-V Processor Subsystem



Note: Libero SmartDesign screenshot provided in this application note is for illustration purpose only. Open the Libero project to see the latest updates and IP versions.

3.1 IP Blocks

The following table lists the IP blocks used in the Mi-V processor subsystem reference design and their function.

IP Name	Function
INIT_MONITOR	The PolarFire® Initialization Monitor gets the status of device and memory initialization.
reset_syn	This is the CORERESET_PF IP instantiation which generates a system-level synchronous Reset for the Mi-V subsystem.
CCC_0	The PolarFire® Clock Conditioning Circuitry (CCC) block takes an input clock of 50 MHz from the on-board oscillator and generates a 53.3 MHz fabric clock for the Mi-V processor subsystem and other peripherals.
MIV_RV32_C0 (Mi-V Soft Processor IP)	The Mi-V soft processor default Reset Vector Address value is 0x8000_0000. After the device reset, the processor executes the application from 0x8000_0000. TCM is the main memory of the Mi-V processor and is memory mapped to 0x8000_0000. The TCM gets initialized with the user application which stored in the SPI Flash. In the Mi-V processor memory map, the 0x8000_0000 to 8000_FFFF range is defined for TCM memory interface and the 0x6000_0000 to 0x6FFF_FFFF range is defined for the APB interface. The 0x8001_0000 to 8FFF_FFFF range is defined for the AXI interface which is used to interface the external DDR memory.
reset_syn_1	This is the CORERESET_PF IP instantiation which generates a system-level synchronous Reset for DDR3_0.

.....continued	
IP Name	Function
DDR3_0 (DDR3 Controller IP)	This IP is used to perform DDR3 read and write operations. The data-width is set to 32-bit and memory clock frequency is set to 533 MHz, which is generated from a reference clock frequency input 53.3 MHz using a clock multiplier (x10) internal to the DDR3 IP. The DDR3 PLL generates a 533 MHz DDR3 memory clock frequency and a 133.25 MHz DDR3 AXI clock frequency.
COREAXI4INTERCONNECT_C1	AXI4 interconnect used to interface the Mi-V soft processor with the DDR3 Controller IP.
COREGPIO_0	The CoreGPIO IP controls the on-board LEDs using GPIOs. It is connected to Mi-V soft processor as an APB slave.
UART_apb	The UART_apb IP controls the UART peripherals used for serial communication.
COREJTAGDebug	Used to debug the Mi-V soft processor.
APB3	APB3 bus interconnect to interface with peripherals.

Note: All the IP user guides and handbooks are available from Libero SoC > Catalog.

3.2 Memory Map

The following table lists the memory map of the memories and peripherals.


Peripherals	Start Address
TCM	0x8000_0000
DDR3	0x8001_0000
UART	0x6000_0000
GPIO	0x6000_1000

4. Software Implementation

Microchip provides SoftConsole toolchain to build a RISC-V user application executable (.hex) file and debug it. The reference design files include the SoftConsole workspace that contains the MiV_uart_blinky software project. The MiV_uart_blinky user application is programmed on an external SPI Flash using Libero SoC. The user application blinks user LEDs and performs DDR3 read and write operations. The DDR3 read/write status is displayed on the UART terminal.

As per the Libero SoC design memory map, the UART and GPIO peripheral addresses are mapped to 0x60000000 and 0x60001000, respectively. This information is provided in the hw_platform.h file as shown in the following figure.

Figure 4-1. Peripheral Mapping



```

26 @section driver_configuration Project configuration Instructions
27 1. Change SYS_CLK_FREQ define to frequency of Mi-V Soft processor clock
28 2. Add all other core BASE addresses
29 3. Add peripheral Core Interrupt to Mi-V Soft processor interrupt mappings
30 4. Define MSCC_STDIO_UART_BASE_ADDR if you want a CoreUARTpb mapped to
31     STDIO
32 /*=====*/
33
34 #ifndef HW_PLATFORM_H
35 #define HW_PLATFORM_H
36
37 /*=====*/
38 * Soft-processor clock definition
39 * This is the only clock brought over from the Mi-V Libero design.
40 */
41 #ifndef SYS_CLK_FREQ
42 #define SYS_CLK_FREQ          53300000UL
43 #endif
44
45 /*=====*/
46 * Non-memory Peripheral base addresses
47 * Format of define is:
48 * <corename>_<instance>_BASE_ADDR
49 * The <instance> field is optional if there is only one instance of the core
50 * in the design
51 */
52 #define COREUARTPB0_BASE_ADDR    0x60000000UL
53 #define COREGPIO_IN_BASE_ADDR   0x70002000UL
54 #define COREGPIO_OUT_BASE_ADDR  0x60001000UL
55 #define CORETIMER0_BASE_ADDR    0x70003000UL
56 #define CORETIMER1_BASE_ADDR    0x70004000UL
57

```

The user application must be executed from the TCM memory (code, data, and stack). Therefore, the RAM address in the linker script is set to the starting address of the TCM memory as shown in the following figure.

Figure 4-2. Linker Script

```

7  * Mi-V soft processor linker script for creating a SoftConsole downloadable
8  * debug image executing in SRAM.
9  *
10 * This linker script assumes that a RAM is connected at on the Mi-V soft
11 * processor memory space. The start address and size of the memory space must
12 * be correct as per the Libero design.
13 *
14 * Supports MIV_RV32 as well as the legacy RV32 cores with appropriate memory
15 * section addresses as per your design.
16 *
17 * SVN $Revision: 13158 $
18 * SVN $Date: 2021-01-31 10:57:57 +0530 (Sun, 31 Jan 2021) $
19 */
20
21 OUTPUT_ARCH( "riscv" )
22 ENTRY(_start)
23
24 MEMORY
25 {
26     ram (rvw) : ORIGIN = 0x80000000, LENGTH = 64k
27 }
28
29 RAM_START_ADDRESS = 0x80000000; /* Must be the same value MEMORY region ram ORIGIN above. */
30 MTVEC_OFFSET      = 0x100;
31 RAM_SIZE          = 64k; /* Must be the same value MEMORY region ram LENGTH above. */
32 STACK_SIZE       = 2k; /* needs to be calculated for your application */
33 HEAP_SIZE        = 2k; /* needs to be calculated for your application */
34
35 SECTIONS
36 {
37     .entry : ALIGN(0x10)
38     {

```

The linker script (`miv-rv32-ram.ld`) is available in the `SoftConsole_Project\MiV_uart_blinky\miv_rv32_hal` folder of the design files. Building the user application involves the following steps:

1. Creating a Mi-V SoftConsole project
2. Downloading the firmware drivers
3. Importing the firmware drivers
4. Creating the `main.c` file
5. Mapping firmware drivers and the linker script
6. Mapping memory and peripheral addresses
7. Building the application

For more information about these steps, see [TU0775: PolarFire FPGA: Building a Mi-V Processor Subsystem Tutorial](#). The `.hex` file is created after successful build and it is used for design and memory Initialization configuration in [Running the Demo](#).

5. Setting Up the Demo

This involves the following steps:

1. [Setting Up the Hardware](#)
2. [Setting Up the Serial Terminal \(Tera Term\)](#)

5.1 Setting Up the Hardware

The following steps describe how to setup the hardware:

1. Power OFF the board using the SW7 switch.
2. Retain the default setting for J31 jumper to use the external FlashPro programmer.
3. Connect the host PC to the J24 connector using the USB cable.
4. Connect the FlashPro programmer to J3 connector (JTAG header) and use another USB cable to connect the FlashPro programmer to the Host PC.
5. Ensure that the USB to UART bridge drivers are automatically detected. Verify it in the device manager of the host PC.

Note: As shown in [Figure 5-1](#), the port properties of COM8 show that it is connected to USB serial port. Hence, COM8 is selected in this example. The COM port number is system specific. If the USB to UART bridge drivers are not installed, download and install the drivers from www.microsemi.com/documents/CDM_2.08.24_WHQL_Certified.zip.

6. Connect the power supply to J19 connector and switch ON the power supply switch SW7.


5.2 Setting Up the Serial Terminal (Tera Term)

The user application (`MiV_uart_blinky.hex` file) prints the status of the DDR3 read/write operation on the serial terminal through the UART interface.

Follow these steps to set up the serial terminal:


1. Launch Tera Term on the Host PC.
2. Select the identified **COM Port** in Tera Term as shown in the following figure.

Figure 5-1. Identifying the COM Port




3. From the Menu bar, select **Setup > Serial port...** to set up the COM port.

Figure 5-2. Setting Up the Serial Terminal



4. Set the **Speed** (baud) to **115200** and **Flow Control** to **none** and click **OK** as shown in the following figure.

Figure 5-3. Setting Up the Baud Rate



After the serial terminal is set up, next step is to program the RT PolarFire device.

6. Running the Demo

Running the demo involves the following steps:

1. [Generating the TCM Initialization Client](#)
2. [Programming the RT PolarFire Device](#)
3. [Generating the SPI Flash Image](#)
4. [Programming the SPI Flash](#)

6.1 Generating the TCM Initialization Client

To initialize the TCM in RT PolarFire using the system controller, a local parameter `l_cfg_hard_tcm0_en` in the `miv_rv32_opsrv_cfg_pkg.v` file must be changed to `1'b1` before Synthesis. For more information, see the the *MIV_RV32 Handbook*.

In Libero SoC, the **Configure Design Initialization Data and Memories** option generates the TCM initialization client and adds it to sNVM, μ PROM, or an external SPI Flash, based on the type of non-volatile memory selected. In this application note, the TCM initialization client is stored in the SPI Flash. This process requires the user application executable file (`.hex` file). The hex file (`*.hex`) is generated using SoftConsole application project. A sample user application is provided along with the design files. The user application file (`.hex`) is selected for creating the TCM initialization client using the following steps:


1. Launch Libero SoC.
2. Select **Configure Design Initialization Data and Memories** from **Libero Design Flow**.
3. On the **Fabric RAMs** tab, select the TCM instance as shown in the following figure.

Figure 6-1. Selecting the TCM Instance

Logical Instance Name	PORTA Depth * Width	PORTB Depth * Width
15 DDR3_0_0/DDRCTRL_0/MSC_I_0/MSC_I_7/MSC_I_133/MSC_I_134/MSC_I_163	512x257	512x257
16 DDR3_0_0/DDRCTRL_0/MSC_I_0/MSC_I_7/MSC_I_133/MSC_I_164/MSC_I_167	512x70	512x70
17 DDR3_0_0/DDRCTRL_0/MSC_I_0/MSC_I_7/MSC_I_133/MSC_I_168/MSC_I_189	16x96	16x96
18 DDR3_0_0/DDRCTRL_0/MSC_I_0/MSC_I_7/MSC_I_133/MSC_I_190/MSC_I_193	256x73	256x73
19 DDR3_0_0/DDRCTRL_0/MSC_I_0/MSC_I_7/MSC_I_133/MSC_I_197/MSC_I_226	512x47	512x47
20 DDR3_0_0/DDRCTRL_0/MSC_I_0/MSC_I_7/MSC_I_133/MSC_I_227/MSC_I_254	256x289	256x289
21 DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/genblk1[0].FIFO_BLK/ram_simple_dp/mem[63:0]	3x64	3x64
22 DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/genblk1[1].FIFO_BLK/ram_simple_dp/mem[63:0]	3x64	3x64
23 DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/genblk1[2].FIFO_BLK/ram_simple_dp/mem[63:0]	3x64	3x64
24 DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/genblk1[3].FIFO_BLK/ram_simple_dp/mem[63:0]	3x64	3x64
25 DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/cmd_addr_trainer/in[7:0]	8x8	8x8
26 DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/cmd_addr_trainer/out[7:0]	8x8	8x8
27 MIV_RV32_CD_0/MIV_RV32_CD_0/u_opsrv_0/gen_tcm0_u_opsrv_TCM_0/tcm_ram_macro_u_ram_0	65536x32	65536x32
28 MIV_RV32_CD_0/MIV_RV32_CD_0/u_opsrv_0/u_core_0/u_exipie_0/gen_gpr_ram_u_gpr_0/gen_gpr_u_gpr_array_0/mem[31:0]	32x32	32x32
29 MIV_RV32_CD_0/MIV_RV32_CD_0/u_opsrv_0/u_core_0/u_exipie_0/gen_gpr_ram_u_gpr_0/gen_gpr_u_gpr_array_0/mem_1[31:0]	32x32	32x32

4. In the **Edit Fabric RAM Initialization Client** dialog box, set **Storage type** to **SPI-Flash**. Then, select **Content from file** and click the **Import (...)** button as shown in the following figure.

Figure 6-2. Importing the TCM Initialization Client



6.2 Programming the RT PolarFire Device

The reference design files include the Mi-V processor subsystem project created using Libero SoC. The RT PolarFire device can be programmed using Libero SoC. The Libero SoC design flow is shown in the following figure.

Figure 6-3. Libero SoC Design Flow



To program the RT PolarFire device, open the Mi-V processor subsystem project in Libero SoC and double click **Run Program Action**.

6.3 Generating the SPI Flash Image

To generate the SPI Flash image, double click **Generate SPI Flash Image** on the **Design Flow** tab.

When the SPI Flash image is generated successfully, a green tick mark appears next to **Generate SPI Flash Image**.

6.4 Programming the SPI Flash

To program the SPI Flash image:


1. Double click **Run PROGRAM_SPI_IMAGE** on the **Design Flow** tab.

2. Click **Yes** in the dialog box.

When the SPI image is successfully programmed on to the device, a green tick mark appears next to **Run PROGRAM_SPI_IMAGE**.

After SPI Flash programming is completed, the TCM is ready and executes the user application. As a result, LEDs 1, 2, 3, and 4 blink, and the 256 MB DDR3 memory write and read access is performed and verified, then prints are observed on the serial terminal, as shown in the following figure.

Figure 6-4. UART Terminal



```
COM8 - Tera Term VT
File Edit Setup Control Window Help

***** MiU Subsystem Application *****
*****This Application performs DDR3 Memory Test*****

Writing Incremental Pattern data to DDR3 Memory...
Data written to the DDR3 Memory.

Reading data from the DDR3 Memory....
Data read from DDR3 matches with the written data. MEMORY TEST PASSED
```

This concludes the demo.

The on-board RT PolarFire device and the SPI Flash can also be programmed using FlashPro Express, see [7. Appendix: Programming the RT PolarFire Device Using FlashPro Express](#).


7. Appendix: Programming the RT PolarFire Device Using FlashPro Express

The reference design files include a programming job file for programming the RT PolarFire device using FlashPro Express. This job file also includes the SPI Flash image, which is the TCM initialization client. FlashPro Express programs both the RT PolarFire device and the SPI Flash with this programming .job file. This section describes how to program the RT PolarFire device with the programming file using FlashPro Express. The programming .job file is available at `DesignFiles_directory\Programming_Job`.

Follow these steps:


1. Set up the hardware, see [Setting Up the Hardware](#).
2. On the host PC, launch the FlashPro Express software.
3. Click **New** or select **New Job Project from FlashPro Express Job** from the Project menu to create a new job project.
4. In the dialog box, enter the following:
 - Programming job file: Click **Browse** and navigate to the location where the .job file is located and select the file. The .job file is available at `DesignFiles_directory\Programming_Job`.
 - **FlashPro Express job project location**: Click **Browse** and navigate to the location where you want to save the project.

Figure 7-1. New Job Project from FlashPro Express Job




5. Click **OK**. The required programming file is selected and ready to be programmed.
6. The FlashPro Express window appears as shown in the following figure. Confirm that a programmer number appears in the Programmer field. If it does not, check the board connections and click **Refresh/Rescan Programmers**.

Figure 7-2. Refresh/Rescan Programmers



- Click **RUN**. When the device is programmed successfully, a **RUN PASSED** status is displayed as shown in the following figure.

Figure 7-3. FlashPro Express—RUN PASSED



This concludes the RT PolarFire device and the SPI Flash programming. Power-cycle the board to view the status of DDR3 memory write and read operation in the UART terminal and observe the blinking user LEDs.

8. Revision History

The revision history table describes the changes that were implemented in the document. The changes are listed by revision, starting with the most current publication.

Revision	Date	Description
A	10/2021	The first publication of this document.

The Microchip Website

Microchip provides online support via our website at www.microchip.com/. This website is used to make files and information easily available to customers. Some of the content available includes:

- **Product Support** – Data sheets and errata, application notes and sample programs, design resources, user's guides and hardware support documents, latest software releases and archived software
- **General Technical Support** – Frequently Asked Questions (FAQs), technical support requests, online discussion groups, Microchip design partner program member listing
- **Business of Microchip** – Product selector and ordering guides, latest Microchip press releases, listing of seminars and events, listings of Microchip sales offices, distributors and factory representatives

Product Change Notification Service

Microchip's product change notification service helps keep customers current on Microchip products. Subscribers will receive email notification whenever there are changes, updates, revisions or errata related to a specified product family or development tool of interest.

To register, go to www.microchip.com/pcn and follow the registration instructions.

Customer Support

Users of Microchip products can receive assistance through several channels:

- Distributor or Representative
- Local Sales Office
- Embedded Solutions Engineer (ESE)
- Technical Support

Customers should contact their distributor, representative or ESE for support. Local sales offices are also available to help customers. A listing of sales offices and locations is included in this document.

Technical support is available through the website at: www.microchip.com/support

Microchip Devices Code Protection Feature

Note the following details of the code protection feature on Microchip products:

- Microchip products meet the specifications contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is secure when used in the intended manner, within operating specifications, and under normal conditions.
- Microchip values and aggressively protects its intellectual property rights. Attempts to breach the code protection features of Microchip product is strictly prohibited and may violate the Digital Millennium Copyright Act.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of its code. Code protection does not mean that we are guaranteeing the product is "unbreakable". Code protection is constantly evolving. Microchip is committed to continuously improving the code protection features of our products.

Legal Notice

This publication and the information herein may be used only with Microchip products, including to design, test, and integrate Microchip products with your application. Use of this information in any other manner violates these terms. Information regarding device applications is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. Contact your local Microchip sales office for additional support or, obtain additional support at www.microchip.com/en-us/support/design-help/client-support-services.

THIS INFORMATION IS PROVIDED BY MICROCHIP "AS IS". MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION INCLUDING BUT NOT LIMITED TO ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, AND FITNESS FOR A PARTICULAR PURPOSE, OR WARRANTIES RELATED TO ITS CONDITION, QUALITY, OR PERFORMANCE.

IN NO EVENT WILL MICROCHIP BE LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL, OR CONSEQUENTIAL LOSS, DAMAGE, COST, OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE INFORMATION OR ITS USE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY RELATED TO THE INFORMATION OR ITS USE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THE INFORMATION.

Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.

Trademarks

The Microchip name and logo, the Microchip logo, Adaptec, AnyRate, AVR, AVR logo, AVR Freaks, BesTime, BitCloud, CryptoMemory, CryptoRF, dsPIC, flexPWR, HELDO, IGLOO, JukeBlox, KeeLoq, Klear, LANCheck, LinkMD, maXStylus, maXTouch, MediaLB, megaAVR, Microsemi, Microsemi logo, MOST, MOST logo, MPLAB, OptoLyzer, PIC, picoPower, PICSTART, PIC32 logo, PolarFire, Prochip Designer, QTouch, SAM-BA, SenGenuity, SpyNIC, SST, SST Logo, SuperFlash, Symmetricom, SyncServer, Tachyon, TimeSource, tinyAVR, UNI/O, Vectron, and XMEGA are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

AgileSwitch, APT, ClockWorks, The Embedded Control Solutions Company, EtherSynch, Flashtec, Hyper Speed Control, HyperLight Load, IntellIMOS, Libero, motorBench, mTouch, Powermite 3, Precision Edge, ProASIC, ProASIC Plus, ProASIC Plus logo, Quiet- Wire, SmartFusion, SyncWorld, Temux, TimeCesium, TimeHub, TimePictra, TimeProvider, TrueTime, WinPath, and ZL are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Adjacent Key Suppression, AKS, Analog-for-the-Digital Age, Any Capacitor, AnyIn, AnyOut, Augmented Switching, BlueSky, BodyCom, CodeGuard, CryptoAuthentication, CryptoAutomotive, CryptoCompanion, CryptoController, dsPICDEM, dsPICDEM.net, Dynamic Average Matching, DAM, ECAN, Espresso T1S, EtherGREEN, GridTime, IdealBridge, In-Circuit Serial Programming, ICSP, INICnet, Intelligent Paralleling, Inter-Chip Connectivity, JitterBlocker, Knob-on-Display, maxCrypto, maxView, memBrain, Mindi, MiWi, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, MultiTRAK, NetDetach, NVM Express, NVMe, Omniscient Code Generation, PICDEM, PICDEM.net, PICkit, PICtail, PowerSmart, PureSilicon, QMatrix, REAL ICE, Ripple Blocker, RTAX, RTG4, SAM-ICE, Serial Quad I/O, simpleMAP, SimpliPHY, SmartBuffer, SmartHLS, SMART-I.S., storClad, SQL, SuperSwitcher, SuperSwitcher II, Switchtec, SynchroPHY, Total Endurance, TSHARC, USBCheck, VariSense, VectorBlox, VeriPHY, ViewSpan, WiperLock, XpressConnect, and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

The Adaptec logo, Frequency on Demand, Silicon Storage Technology, Symmcom, and Trusted Time are registered trademarks of Microchip Technology Inc. in other countries.

GestIC is a registered trademark of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 2021, Microchip Technology Incorporated and its subsidiaries. All Rights Reserved.

ISBN: 978-1-5224-9008-1

Quality Management System

For information regarding Microchip's Quality Management Systems, please visit www.microchip.com/quality.

Worldwide Sales and Service

AMERICAS	ASIA/PACIFIC	ASIA/PACIFIC	EUROPE
<p>Corporate Office 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200 Tel: 480-792-7277 Technical Support: www.microchip.com/support Web Address: www.microchip.com</p> <p>Atlanta Duluth, GA Tel: 678-957-9614 Fax: 678-957-1455</p> <p>Austin, TX Tel: 512-257-3370</p> <p>Boston Westborough, MA Tel: 774-760-0087 Fax: 774-760-0088</p> <p>Chicago Itasca, IL Tel: 630-285-0071 Fax: 630-285-0075</p> <p>Dallas Addison, TX Tel: 972-818-7423 Fax: 972-818-2924</p> <p>Detroit Novi, MI Tel: 248-848-4000</p> <p>Houston, TX Tel: 281-894-5983</p> <p>Indianapolis Noblesville, IN Tel: 317-773-8323 Fax: 317-773-5453 Tel: 317-536-2380</p> <p>Los Angeles Mission Viejo, CA Tel: 949-462-9523 Fax: 949-462-9608 Tel: 951-273-7800</p> <p>Raleigh, NC Tel: 919-844-7510</p> <p>New York, NY Tel: 631-435-6000</p> <p>San Jose, CA Tel: 408-735-9110 Tel: 408-436-4270</p> <p>Canada - Toronto Tel: 905-695-1980 Fax: 905-695-2078</p>	<p>Australia - Sydney Tel: 61-2-9868-6733</p> <p>China - Beijing Tel: 86-10-8569-7000</p> <p>China - Chengdu Tel: 86-28-8665-5511</p> <p>China - Chongqing Tel: 86-23-8980-9588</p> <p>China - Dongguan Tel: 86-769-8702-9880</p> <p>China - Guangzhou Tel: 86-20-8755-8029</p> <p>China - Hangzhou Tel: 86-571-8792-8115</p> <p>China - Hong Kong SAR Tel: 852-2943-5100</p> <p>China - Nanjing Tel: 86-25-8473-2460</p> <p>China - Qingdao Tel: 86-532-8502-7355</p> <p>China - Shanghai Tel: 86-21-3326-8000</p> <p>China - Shenyang Tel: 86-24-2334-2829</p> <p>China - Shenzhen Tel: 86-755-8864-2200</p> <p>China - Suzhou Tel: 86-186-6233-1526</p> <p>China - Wuhan Tel: 86-27-5980-5300</p> <p>China - Xian Tel: 86-29-8833-7252</p> <p>China - Xiamen Tel: 86-592-2388138</p> <p>China - Zhuhai Tel: 86-756-3210040</p>	<p>India - Bangalore Tel: 91-80-3090-4444</p> <p>India - New Delhi Tel: 91-11-4160-8631</p> <p>India - Pune Tel: 91-20-4121-0141</p> <p>Japan - Osaka Tel: 81-6-6152-7160</p> <p>Japan - Tokyo Tel: 81-3-6880-3770</p> <p>Korea - Daegu Tel: 82-53-744-4301</p> <p>Korea - Seoul Tel: 82-2-554-7200</p> <p>Malaysia - Kuala Lumpur Tel: 60-3-7651-7906</p> <p>Malaysia - Penang Tel: 60-4-227-8870</p> <p>Philippines - Manila Tel: 63-2-634-9065</p> <p>Singapore Tel: 65-6334-8870</p> <p>Taiwan - Hsin Chu Tel: 886-3-577-8366</p> <p>Taiwan - Kaohsiung Tel: 886-7-213-7830</p> <p>Taiwan - Taipei Tel: 886-2-2508-8600</p> <p>Thailand - Bangkok Tel: 66-2-694-1351</p> <p>Vietnam - Ho Chi Minh Tel: 84-28-5448-2100</p>	<p>Austria - Wels Tel: 43-7242-2244-39 Fax: 43-7242-2244-393</p> <p>Denmark - Copenhagen Tel: 45-4485-5910 Fax: 45-4485-2829</p> <p>Finland - Espoo Tel: 358-9-4520-820</p> <p>France - Paris Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79</p> <p>Germany - Garching Tel: 49-8931-9700</p> <p>Germany - Haan Tel: 49-2129-3766400</p> <p>Germany - Heilbronn Tel: 49-7131-72400</p> <p>Germany - Karlsruhe Tel: 49-721-625370</p> <p>Germany - Munich Tel: 49-89-627-144-0 Fax: 49-89-627-144-44</p> <p>Germany - Rosenheim Tel: 49-8031-354-560</p> <p>Israel - Ra'anana Tel: 972-9-744-7705</p> <p>Italy - Milan Tel: 39-0331-742611 Fax: 39-0331-466781</p> <p>Italy - Padova Tel: 39-049-7625286</p> <p>Netherlands - Drunen Tel: 31-416-690399 Fax: 31-416-690340</p> <p>Norway - Trondheim Tel: 47-72884388</p> <p>Poland - Warsaw Tel: 48-22-3325737</p> <p>Romania - Bucharest Tel: 40-21-407-87-50</p> <p>Spain - Madrid Tel: 34-91-708-08-90 Fax: 34-91-708-08-91</p> <p>Sweden - Gothenberg Tel: 46-31-704-60-40</p> <p>Sweden - Stockholm Tel: 46-8-5090-4654</p> <p>UK - Wokingham Tel: 44-118-921-5800 Fax: 44-118-921-5820</p>