

Introduction [\(Ask a Question\)](#)

This guide provides pin and packaging information (such as, bank assignments and mechanical information) for RT PolarFire® Field Programmable Gate Arrays (FPGAs).

RT PolarFire FPGAs feature a flexible I/O structure that supports a range of mixed voltages through bank selection. The High Speed Input/Output (HSIO) and General-Purpose Input/Output (GPIO) are configured as differential I/Os or two single-ended I/Os. For more information about HSIO, GPIO, and supported I/O standards, see [RT PolarFire FPGA User I/O User Guide](#).



Important: Some of the protocol standard uses the terminology Master and Slave. The equivalent Microchip terminology used in this document is **Initiator** and **Target**, respectively.

Table of Contents

Introduction.....	1
1. Packaging Overview.....	3
2. Bank Locations.....	4
3. Packaging Pin Assignment.....	6
4. Pin Descriptions.....	7
4.1. User I/O.....	7
4.2. Supply Pins.....	8
4.3. Memory Interface.....	9
4.4. DDR Interface.....	9
4.5. Clocking Pins.....	9
4.6. Dedicated I/O Bank Pins.....	10
4.7. XCVR Interface.....	11
5. Package Pin-outs.....	13
5.1. Pin Compatibility Between Devices.....	13
6. Mechanical Drawings.....	14
7. Package Material Information.....	18
8. Thermal Specifications.....	19
9. Package Mass.....	20
10. Package Marking.....	21
11. Packing and Shipping.....	22
12. PCB Design.....	23
13. Revision History.....	24
Microchip FPGA Support.....	25
Microchip Information.....	25
The Microchip Website.....	25
Product Change Notification Service.....	25
Customer Support.....	25
Microchip Devices Code Protection Feature.....	25
Legal Notice.....	26
Trademarks.....	26
Quality Management System.....	27
Worldwide Sales and Service.....	28

1. Packaging Overview [\(Ask a Question\)](#)

RT PolarFire FPGAs are available in three variations of a hermetically sealed ceramic land grid array with 1509 contacts. For flight and engineering development applications, FPGAs are available with gold-plated land pads (LG1509) or with solder columns (CG1509). For engineering development applications only, FPGAs are available with solder balls (CB1509). Each package (device variant) has various I/O banks to allow the flexibility of using different I/O standards. This document refers to the CG1509 package designator. The information presented is also applicable to the LG1509 (ceramic land grid array with no solder termination) and the CB1509 (ceramic ball grid array with solder ball termination, for prototyping purposes).

The following table lists the RT PolarFire FPGA variant, with user I/O and XCVR lanes.

Table 1-1. RT PolarFire FPGA Product Family


Features		RTPF500T
FPGA Fabric	Logic Elements (4 LUT + DFF)	481
	Math Blocks (18 × 18 MACC)	1480
	LSRAM Blocks (20 kbit)	1520
	μSRAM Blocks (64 × 12)	4440
	Total RAM (Mbits)	33
	μPROM (Kbits 9-bit bus)	513
	User DLLs/PLLs	8
High-Speed I/O	250 Mbps to 12.7 Gbps Transceiver Lanes	24
	PCIe® Gen2 End Points/Root Ports	2
Total I/Os	Total User I/Os	632
Packaging	Type/Size/Pitch	—
	CG1509 (40 mm × 40 mm, 1.0 mm)	—

2. Bank Locations [\(Ask a Question\)](#)

RT PolarFire FPGA I/Os are grouped based on I/O voltage standards and I/O capabilities. Each I/O bank has dedicated I/O supplies and ground voltages. Because of these dedicated supplies, only I/O with compatible standards are assigned to the same I/O voltage bank.

The following illustration shows the bank locations for the RTPF500T device with available package combinations.

Figure 2-1. RT PolarFire® RTPF500T-CG1509 I/O Bank Locations



The following table lists the organization of the I/O banks in RT PolarFire FPGAs. Each XCVR supports four lanes in every package. In all the packages, PCIe® is supported only in XCVR0.

Table 2-1. Organization of I/O Banks

Bank Number	CG1509
	RTPF500T
Bank 0	HSIO
Bank 1	HSIO
Bank 2	GPIO
Bank 3	JTAG/FIXED I/O
Bank 4	GPIO

.....continued

Bank Number	CG1509
	RTPF500T
Bank 5	GPIO
Bank 6	HSIO
Bank 7	HSIO
XCVR 0	Included
XCVR 1	Included
XCVR 2	Included
XCVR 3	Included
XCVR 4	Included
XCVR 5	Included

Each I/O bank supports multiple DDR lanes. If CDR/SGMII interface is connected to the I/O bank, the Tx and Rx signal must be within the same DDR Lane. Only one CDR/SGMII is allowed per DDR lane.

For more information about DDR lanes for each package in Package Pin Assignment Table (PPAT), see [RT PolarFire FPGA Product Overview](#).

The following table lists the XCVR channels for RT PolarFire device/package.

Table 2-2. Serial Transceiver Channels

Device	CG1509
RTPF500T	24

3. Packaging Pin Assignment [\(Ask a Question\)](#)

The PPAT information is available in the Packing section. For more information, see [RT PolarFire FPGAs Documentation web page](#). PPAT contains information about recommended DDR pin-outs, PCI Express capability for XCVR-0, DDR Lane information for I/O CDR, and generic IOD interface pin placement.

4. Pin Descriptions [\(Ask a Question\)](#)

RT PolarFire device has user I/O (GPIO/HSIO) pins, dedicated I/O bank pins, memory interface, XCVR interface, clocking pins, and supply pins.

4.1 User I/O [\(Ask a Question\)](#)

RT PolarFire FPGA I/Os are paired up to meet the differential I/O standards and grouped into lanes of 12 buffers with a lane controller for memory interfaces. For more information about the memory controller, see [PolarFire Family Memory Controller User Guide](#).

Two types of I/O buffers are available—HSIO and GPIO. HSIO is optimized for 1.2 Gbps (DDR4) operation with operating supplies between 1.1V and 1.8V. GPIO buffers support a wider range of I/O interfaces with speeds of up to 1066 Mbps when using single-ended standards and 1.25 Gbps when using differential standards. GPIO supports multiple standards with an integrated Clock Data Recovery (CDR) to high-speed serial interfaces such as 1 GbE.

Each RT PolarFire FPGA user I/O uses an IOxyBz naming convention, where:

- IO = the type of I/O.
- x = the I/O pair number in bank z
- y = P (positive) or N (negative). In single-ended mode, the I/O pair operates as two separate I/O—P and N. Differential mode is implemented with a fixed I/O pair and cannot be split with an adjacent I/O
- B = bank (refer note in [4.1.1. Supported I/O Features](#))
- z = bank number

GPIOxyBz and HSIOxyBz are bi-directional user I/O pins that are capable of differential signaling.

4.1.1 Supported I/O Features [\(Ask a Question\)](#)

The following table lists the I/O features supported on HSIO and GPIO.

Table 4-1. Supported I/O Features

I/O Feature	HSIO	GPIO	Additional Information
Programmable ON/OFF clamp	—	Yes	—
Hot-plug	—	Yes	—
Cold sparing	Yes	Yes	—
True differential output driver	—	Yes	—
Programmable ON/OFF 100Ω differential termination	—	Yes	—
PVT-compensated output drive	Yes	Yes	—
Programmable slew control	—	Yes	—
PVT compensated slew control	Yes	—	—
Programmable input hysteresis	Yes	Yes	—
Mobile industry processor interface (MIPI) (input)	—	Yes	High-speed and low-power
MIPI (output)	—	Yes	High-speed



Important: HSIO is pseudo-cold spare, that is, it requires the spare device to have its HSIO VDDI banks powered up to prevent I/O leakage through the ESD diodes.

4.2 Supply Pins [\(Ask a Question\)](#)

The following table lists multiple power supply pins required for proper device operation. For more information about unused conditions and power sequence, see [RT PolarFire FPGA Board Design User Guide](#).

Table 4-2. Supply Pins

Name	Description	Operating Voltage
XCVR_VREF	Voltage reference for transceiver	0.9V/1.25V
VDD_XCVR_CLK	Provides common power to all transceiver reference clock buffers	2.5V/3.3V
VDDA25	Transceiver PLL power	2.5V
VDDA	Power for transceiver Tx and Rx lanes 0, 1, 2, 3	1.0V/1.05V
VSS	Core digital ground	—
VDD	Device core digital supply	1.0V/1.05V
VDDIx (JTAG Bank)	Supply for I/O circuits in a bank	1.8V/2.5V/3.3V
VDDIx (GPIO Banks)	Supply for I/O circuits in a bank	1.2V/1.5V/1.8V/2.5V/3.3V
VDDIx (HSIO Banks)	Supply for I/O circuits in a bank	1.2V/1.5V/1.8V
VDD25	Power for corner PLLs and PNVM	2.5V
VDD18	Power for programming and HSIO receiver. HSIO auxiliary power supply	1.8V
VDDAUXx	Auxiliary supply for I/O circuits. Auxiliary supply voltage must be set to 2.5V or 3.3V and must be always equal to or higher than VDDIx of GPIO banks	Greater than or equal to VDDI



Important: SSTL25 (stub series terminated logic) I/O standard for 1.25V V_{REF} , SSTL18 I/O standard for 0.9V, and HSUL18 I/O standard for 0.9V.



Important: Designers should be familiar with the latest Single Event Latch-Up radiation test data before choosing GPIO supply voltages.

4.2.1 Packaging Decoupling Capacitors [\(Ask a Question\)](#)

RT PolarFire 1.0 mm pitch package contains decoupling capacitors to support high-speed I/O operation.

The following table lists the packaging decoupling capacitors contained in the LG1509/CB1509/CG1509 packages.

Table 4-3. Packaging Decoupling Capacitors

Power Supply	1 mm Pitch	
	Caps available	Value
VDDI0	3	0.18 μ F (x3)
VDDI1	2	0.18 μ F (x2)
VDDI2	3	0.18 μ F (x3)
VDDI4	4	0.18 μ F (x4)
VDDI5	4	0.18 μ F (x4)
VDDI6	3	0.18 μ F (x3)
VDDI7	3	0.18 μ F (x3)

.....continued

Power Supply	1 mm Pitch	
	Caps available	Value
VDD	7	0.18 μ F (x7)
VDD18	2	0.18 μ F (x2)
VDDA	4	4.7 nF (x1) 2.2 nF (x2) 1.0 nF (x1)

4.3 Memory Interface [\(Ask a Question\)](#)

Valid locations for DDR memory interfaces are shown in PPAT, see [RT PolarFire FPGA Product Overview](#).

By using the Libero® SoC RT PolarFire configurator, all individual DDR interface pins are identified from the macro. For more information about the memory interface, see [PolarFire Family Memory Controller User Guide](#).

The following table lists the reference receiver modes of I/O standards.

Table 4-4. Reference Receiver Modes

I/O Standard	VDDIx	VREF	On-Die Termination (ODT) (in Ω)	Bank Type	Application
SSTL18	1.8V	0.9V	40/50/60/80/120/240	GPIO, HSIO	RLDRAM2
SSTL15	1.5V	0.75V	40/50/60/80/120/240	GPIO, HSIO	DDR3
SSTL135	1.35V	0.68V	20/30/40/60/120	HSIO	DDR3L
HSTL15	1.5V	0.75V	40/50/60/80/120/240	GPIO, HSIO	QDRII+
HSTL135	1.35V	0.68V	20/30/40/60/120	HSIO	RLDRAM3
HSUL12	1.2V	0.6V	60/120/40	HSIO	LPDDR3
HSTL12	1.2V	0.6V	60/120/240	HSIO	QDRII+
POD12	1.2V	0.6V	20/30/40/60/120	HSIO	DDR4

4.4 DDR Interface [\(Ask a Question\)](#)

The DDR subsystems are hardened ASIC blocks for interfacing the LPDDR3, DDR3, and DDR4 memories. It supports 16-, 32-, and 64-bit data bus width modes with ECC support. The DDRIO uses fixed impedance calibration for different drive strengths. These values are programmed using Libero SoC RT PolarFire software for the selected I/O standard. The values are fed to the pull-up or pull-down reference network to match the impedance with an external resistor. For more information about DDR signals, see [PolarFire Family Memory Controller User Guide](#).

4.5 Clocking Pins [\(Ask a Question\)](#)

Clock Conditioning Circuit (CCC) blocks, located at each corner of the RT PolarFire FPGAs, contain two PLLs and two DLLs that provide flexible on-chip and off-chip clock management and synthesis capabilities. CCCs are labeled according to their locations in the core. For example, the CCC located in the northeast corner is labeled as CCC_NE. For more information about clocking pins, see [PolarFire Family Clocking Resources User Guide](#). Preferred clock inputs (CLKIN) are located on three sides of the device, with eight preferred clock inputs on the west side, twelve on the north side, and either 12 or 16 inputs on the south side, depending on the package. The following table lists the clocking pin names and descriptions. For more information about CCC pin voltage, see [Table 4-2](#).

Table 4-5. Clocking Pins

Name	Description	When Unused
CCC_NW_PLL0_OUT[0:1]	Dedicated PLL output clock pins used to drive high-performance clocks in DDR3 and DDR4 applications located in the corners of RT PolarFire device to route the clocks to and from the PLLs and DLLs.	Do not connect (DNC)
CCC_NW_PLL1_OUT[0:1]		
CCC_NE_PLL0_OUT[0:1]		
CCC_NE_PLL1_OUT[0:1]		
CCC_SE_PLL0_OUT[0:1]		
CCC_SE_PLL1_OUT[0:1]		
CCC_SW_PLL0_OUT[0:1]		
CCC_SW_PLL1_OUT[0:1]		
CCC_SE_CLKIN_S_[8:15]	Preferred clock inputs that connect external clock signals to the CCCs and the global clock network through low-latency paths. It is recommended to use these preferred clock inputs for connecting external clocks to the clock inputs of PLLs, DLLs, and fabric logic.	DNC
CCC_SW_CLKIN_S_[0:3]		
CCC_SW_CLKIN_W_[0:3]		
CCC_NW_CLKIN_W_[4:7]		
CCC_NW_CLKIN_N_[0:3]		
CCC_NE_CLKIN_N_[8:11]		
CLKIN_S_[4:7]	Preferred clock inputs directly routed to internal global buffers through MUXes.	DNC
CLKIN_N_[4:7]		



Important: Some of the preferred clock inputs have connections to feedback clock input of the PLL/DLL present in the CCC. It is required to choose a preferred clock input which has connection to the PLL reference clock input for clock frequency synthesis. For preferred clock inputs connectivity to PLLs/DLLs and global clock network, see [PolarFire Family Clocking Resources User Guide](#).

4.6 Dedicated I/O Bank Pins [\(Ask a Question\)](#)

JTAG, SPI, and DEVRST_N signals share the same bank 3 supply and are not directly available to the fabric. SPI I/O are, however, dynamically switched over to be used by the fabric whenever the RT PolarFire controller is not using them. Dedicated I/O bank supplies must be powered up above their operational threshold and enabled before the RT PolarFire controller negates the main power-on reset to the FPGA fabric. The following tables list the JTAG, SPI, and DEVRST_N pin names and descriptions. Libero configures unused user I/O as input buffer disabled, output buffer tri-stated with weak pull-up. For more information about unused conditions, see [RT PolarFire FPGA Board Design User Guide](#).

The JTAG bank voltages can be set to operate at 1.8V, 2.5V, or 3.3V. The following table lists the JTAG pins.

Table 4-6. JTAG Pins

Pin Names	Direction	Weak Pull-Up/Unused Condition	Description
TMS	Input	Yes/DNC	JTAG test mode select
TRSTB	Input	Yes	JTAG test reset. Must be held low during device operation
TDI	Input	Yes/DNC	JTAG test data in In ATPG or test mode, when using a 4-bit tdi bus, this I/O is used as tdi[0].
TCK	Input	No	JTAG test clock
TDO	Output	No/DNC	JTAG test data out



Important: If FPGA is in System Controller Suspend Mode and TRSTB is unused, either an external 1 kΩ pull-down resistor should be connected to TRSTB to override the weak internal pull-up, or TRSTB should be driven low from the external source.



Important: In unused condition, TCK must be connected to VSS through 10 kΩ resistor.

Table 4-7. Device Reset Pins

Name	Direction	Weak Pull-up	Description
DEVRST_N	Input	22 KΩ	Device reset (asserted low).

Table 4-8. SPI Interface Pins

Name	Direction	Description
SCK	Bi-directional	SPI clock
SS	Bi-directional	SPI target select
SDI	Input	SDI input for the shared SPI interface.
SDO	Output	SDO output for the shared SPI interface.
SPI_EN	Input	Pulled up or down through a resistor or driven dynamically from an external source to enable or tri-state the SPI I/O.
IO_CFG_INTF	Input	Pulled up or down through a resistor or driven dynamically from an external source to indicate whether the shared SPI interface is an initiator or a target. Dedicated to the system controller. 0: SPI target interface 1: SPI initiator interface

Table 4-9. Special Pins

Name	Direction	Description	Unused Condition
NC	—	No connect pin. This pin indicates that it is not connected within the circuitry. NC pins can be driven by any voltage or can be left floating with no effect on the operation of the device.	—
DNC	—	Do not connect pin. DNC pins must not be connected to any signals on the PCB, and they must be left unconnected.	—
LPRB_A	Output	Specifies an internal signal for probing (oscilloscope-like feature). The two live probe I/O cells function as either of the following: • Live probe • User I/O (GPIO)	Libero-defined DNC
LPRB_B	Output		Libero-defined DNC
FF_EXIT_N	Input	Reserved	—
Shield Signal	Output	Shield signal is required for each DDR data byte signal. It must be driven with maximum drive strength to improve the signal integrity.	Only when DDR controller is in use

4.7 XCVR Interface [\(Ask a Question\)](#)

The transceiver I/O available in the RT PolarFire device is dedicated for high-speed serial communication protocols. Libero Defined DNC pins are pulled up internally when not used in the Libero design.

Table 4-10. XCVR Interface Pins

Name	Direction	Description	Unused Condition
XCVR_xy_REFCLK_P	Input	Differential serial reference clock xy - location x - transceiver number (0, 1, 2, 3) y - lane number (0, 1, 2, 3)	DNC
XCVR_xy_REFCLK_N			

.....continued

Name	Direction	Description	Unused Condition
XCVR_x_TXy_P	Output	Differential serial transmit pins. x - transceiver number (0, 1, 2, 3) y - lane number (0, 1, 2, 3)	Libero-defined DNC.
XCVR_x_TXy_N			
XCVR_x_RXy_P	Input	Differential serial receive pins. x - transceiver number (0, 1, 2, 3) y - lane number (0, 1, 2, 3)	Libero-defined DNC, see PolarFire Family Transceiver User Guide .
XCVR_x_RXy_N			

5. Package Pin-outs [\(Ask a Question\)](#)

The following table lists the packaging pin-outs of the RT PolarFire device. Detailed PPAT is available for download, and it contains revision history, device specification, power supplies, pin-outs, and BGA graphic. For more information about PPAT, see [RT PolarFire FPGA Ceramic 1509-Pin Package Pin Assignment Table](#).

Table 5-1. Package Pin Outs

Device	Package
	CG1509
RTPF500T	Yes

5.1 Pin Compatibility Between Devices [\(Ask a Question\)](#)

The following table lists the pin compatible packages of RT PolarFire device.

Table 5-2. Pin Compatible Packages

Package	Devices
CG1509	RTPF500T
CB1509	
LG1509	

6. Mechanical Drawings [\(Ask a Question\)](#)

The following illustrations show the top, bottom, and side views and dimensions for the RT PolarFire FPGAs.

Figure 6-1. RTPF500T-CG1509 Package Top-View and Side-View




Figure 6-2. RTPF500T-CG1509 Package Bottom-View






Figure 6-3. RTPF500T-CB1509 Package Top-View and Side-View

Figure 6-4. RTPF500T-CB1509 Package Bottom-View



7. Package Material Information [\(Ask a Question\)](#)

The following table lists the RT PolarFire ball grid array leaded packages.

Table 7-1. RT PolarFire® Ball Grid Array Leaded Package

Package	CB1509
Package Pitch	1 mm
Substrate Material	Alumina
Solder Ball Composition	Sn20/Pb80
Solder Bump Material	Sn98.2/Ag1.8

Table 7-2. RT PolarFire® Column Grid Array Leaded Package

Package	CG1509
Package Pitch	1 mm
Substrate Material	Alumina
Solder Column Composition	Sn20/Pb80 columns with copper spiral
Solder Bump Material	Sn98.2/Ag1.8

Table 7-3. RT PolarFire® Land Grid Array Leaded Package

Package	LG1509
Package Pitch	1 mm
Substrate Material	Alumina
Land Pad Composition	Gold Plated Land Pads
Solder Bump Material	Sn98.2/Ag1.8

8. Thermal Specifications [\(Ask a Question\)](#)

The following table lists the thermal resistances of the RT PolarFire FPGA package device.

Table 8-1. RT PolarFire® Package Thermal Resistance

Package	Environment	Theta-JA	Theta-JB	Theta-JC	Psi-JB	Psi-JT	Unit
RTPF500T-CG1509	Still Air	8.15 C/W	3.42 C/W	0.54 C/W	3.2 C/W	0.014 C/W	C/W

9. Package Mass [\(Ask a Question\)](#)

The following table lists the package mass information.


Table 9-1. Package Mass Information

Package Name	Mass Value
LG1509	28.40g
CB1509	32.71g
CG1509	34.50g

10. Package Marking [\(Ask a Question\)](#)

Microchip marks the full ordering part number on the top of each device. The following figure provides details for each character code present on Microchip's RT PolarFire FPGA device.

Figure 10-1. RT PolarFire® LG1509/CG1509 Package Marking Format



11. Packing and Shipping [\(Ask a Question\)](#)

The RT PolarFire series device is packed in trays, which are used to pack most of the Microchip surface-mount devices. Trays provide excellent protection from mechanical damage. In addition, they are manufactured using the anti-static material to provide limited protection against ESD damage.

Table 11-1. Standard Device Counts per Tray and Carton

Package	Maximum Number of Devices Per Jewel Box
CG1509	1
CB1509	1
LG1509	1

12. PCB Design [\(Ask a Question\)](#)

For more information about PCB design rules for CCGA packages, see [AC190: Ceramic Column Grid Array Application Note](#).

13. Revision History [\(Ask a Question\)](#)

The revision history describes the changes that were implemented in the document. The changes are listed by revision, starting with the most current publication.

Table 13-1. Revision History

Revision	Date	Description
A	07/2023	The following is a summary of the changes made in revision A of this document. • Document migrated from Microsemi template to Microchip template. • Document number was changed to DS50003552A from UG0933. • Added CB1509 package mechanical drawing Figure 6-3. • Added CB1509 package mechanical drawing Figure 6-4.
1	10/2022	Initial release

Microchip FPGA Support

Microchip FPGA products group backs its products with various support services, including Customer Service, Customer Technical Support Center, a website, and worldwide sales offices. Customers are suggested to visit Microchip online resources prior to contacting support as it is very likely that their queries have been already answered.

Contact Technical Support Center through the website at www.microchip.com/support. Mention the FPGA Device Part number, select appropriate case category, and upload design files while creating a technical support case.

Contact Customer Service for non-technical product support, such as product pricing, product upgrades, update information, order status, and authorization.

- From North America, call **800.262.1060**
- From the rest of the world, call **650.318.4460**
- Fax, from anywhere in the world, **650.318.8044**

Microchip Information

The Microchip Website

Microchip provides online support via our website at www.microchip.com/. This website is used to make files and information easily available to customers. Some of the content available includes:

- **Product Support** – Data sheets and errata, application notes and sample programs, design resources, user's guides and hardware support documents, latest software releases and archived software
- **General Technical Support** – Frequently Asked Questions (FAQs), technical support requests, online discussion groups, Microchip design partner program member listing
- **Business of Microchip** – Product selector and ordering guides, latest Microchip press releases, listing of seminars and events, listings of Microchip sales offices, distributors and factory representatives

Product Change Notification Service

Microchip's product change notification service helps keep customers current on Microchip products. Subscribers will receive email notification whenever there are changes, updates, revisions or errata related to a specified product family or development tool of interest.

To register, go to www.microchip.com/pcn and follow the registration instructions.

Customer Support

Users of Microchip products can receive assistance through several channels:

- Distributor or Representative
- Local Sales Office
- Embedded Solutions Engineer (ESE)
- Technical Support

Customers should contact their distributor, representative or ESE for support. Local sales offices are also available to help customers. A listing of sales offices and locations is included in this document.

Technical support is available through the website at: www.microchip.com/support

Microchip Devices Code Protection Feature

Note the following details of the code protection feature on Microchip products:

- Microchip products meet the specifications contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is secure when used in the intended manner, within operating specifications, and under normal conditions.
- Microchip values and aggressively protects its intellectual property rights. Attempts to breach the code protection features of Microchip product is strictly prohibited and may violate the Digital Millennium Copyright Act.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of its code. Code protection does not mean that we are guaranteeing the product is “unbreakable”. Code protection is constantly evolving. Microchip is committed to continuously improving the code protection features of our products.

Legal Notice

This publication and the information herein may be used only with Microchip products, including to design, test, and integrate Microchip products with your application. Use of this information in any other manner violates these terms. Information regarding device applications is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. Contact your local Microchip sales office for additional support or, obtain additional support at www.microchip.com/en-us/support/design-help/client-support-services.

THIS INFORMATION IS PROVIDED BY MICROCHIP "AS IS". MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION INCLUDING BUT NOT LIMITED TO ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, AND FITNESS FOR A PARTICULAR PURPOSE, OR WARRANTIES RELATED TO ITS CONDITION, QUALITY, OR PERFORMANCE.

IN NO EVENT WILL MICROCHIP BE LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL, OR CONSEQUENTIAL LOSS, DAMAGE, COST, OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE INFORMATION OR ITS USE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY RELATED TO THE INFORMATION OR ITS USE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THE INFORMATION.

Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.

Trademarks

The Microchip name and logo, the Microchip logo, Adaptec, AVR, AVR logo, AVR Freaks, BesTime, BitCloud, CryptoMemory, CryptoRF, dsPIC, flexPWR, HELDO, IGLOO, JukeBlox, KeeLoq, Kleer, LANCheck, LinkMD, maXStylus, maXTouch, MediaLB, megaAVR, Microsemi, Microsemi logo, MOST, MOST logo, MPLAB, OptoLyzer, PIC, picoPower, PICSTART, PIC32 logo, PolarFire, Prochip Designer, QTouch, SAM-BA, SenGenuity, SpyNIC, SST, SST Logo, SuperFlash, Symmetricom, SyncServer, Tachyon, TimeSource, tinyAVR, UNI/O, Vectron, and XMEGA are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

AgileSwitch, APT, ClockWorks, The Embedded Control Solutions Company, EtherSynch, Flashtec, Hyper Speed Control, HyperLight Load, Libero, motorBench, mTouch, Powermite 3, Precision Edge, ProASIC, ProASIC Plus, ProASIC Plus logo, Quiet-Wire, SmartFusion, SyncWorld, Temux, TimeCesium, TimeHub, TimePictra, TimeProvider, TrueTime, and ZL are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Adjacent Key Suppression, AKS, Analog-for-the-Digital Age, Any Capacitor, AnyIn, AnyOut, Augmented Switching, BlueSky, BodyCom, Clockstudio, CodeGuard, CryptoAuthentication, CryptoAutomotive, CryptoCompanion, CryptoController, dsPICDEM, dsPICDEM.net, Dynamic

Average Matching, DAM, ECAN, Espresso T1S, EtherGREEN, GridTime, IdealBridge, In-Circuit Serial Programming, ICSP, INICnet, Intelligent Paralleling, IntelliMOS, Inter-Chip Connectivity, JitterBlocker, Knob-on-Display, KoD, maxCrypto, maxView, memBrain, Mindi, MiWi, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, MultiTRAK, NetDetach, Omniscient Code Generation, PICDEM, PICDEM.net, PICkit, PICtail, PowerSmart, PureSilicon, QMatrix, REAL ICE, Ripple Blocker, RTAX, RTG4, SAM-ICE, Serial Quad I/O, simpleMAP, SimpliPHY, SmartBuffer, SmartHLS, SMART-I.S., storClad, SQL, SuperSwitcher, SuperSwitcher II, Switchtec, SynchroPHY, Total Endurance, Trusted Time, TSHARC, USBCheck, VariSense, VectorBlox, VeriPHY, ViewSpan, WiperLock, XpressConnect, and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

The Adaptec logo, Frequency on Demand, Silicon Storage Technology, and Symmcom are registered trademarks of Microchip Technology Inc. in other countries.

GestIC is a registered trademark of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 2023, Microchip Technology Incorporated and its subsidiaries. All Rights Reserved.

ISBN: 978-1-6683-2877-4

Quality Management System

For information regarding Microchip's Quality Management Systems, please visit www.microchip.com/quality.

Worldwide Sales and Service

AMERICAS	ASIA/PACIFIC	ASIA/PACIFIC	EUROPE
Corporate Office 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200 Fax: 480-792-7277 Technical Support: www.microchip.com/support Web Address: www.microchip.com	Australia - Sydney Tel: 61-2-9868-6733 China - Beijing Tel: 86-10-8569-7000 China - Chengdu Tel: 86-28-8665-5511 China - Chongqing Tel: 86-23-8980-9588 China - Dongguan Tel: 86-769-8702-9880 China - Guangzhou Tel: 86-20-8755-8029 China - Hangzhou Tel: 86-571-8792-8115 China - Hong Kong SAR Tel: 852-2943-5100 China - Nanjing Tel: 86-25-8473-2460 China - Qingdao Tel: 86-532-8502-7355 China - Shanghai Tel: 86-21-3326-8000 China - Shenyang Tel: 86-24-2334-2829 China - Shenzhen Tel: 86-755-8864-2200 China - Suzhou Tel: 86-186-6233-1526 China - Wuhan Tel: 86-27-5980-5300 China - Xian Tel: 86-29-8833-7252 China - Xiamen Tel: 86-592-2388138 China - Zhuhai Tel: 86-756-3210040	India - Bangalore Tel: 91-80-3090-4444 India - New Delhi Tel: 91-11-4160-8631 India - Pune Tel: 91-20-4121-0141 Japan - Osaka Tel: 81-6-6152-7160 Japan - Tokyo Tel: 81-3-6880-3770 Korea - Daegu Tel: 82-53-744-4301 Korea - Seoul Tel: 82-2-554-7200 Malaysia - Kuala Lumpur Tel: 60-3-7651-7906 Malaysia - Penang Tel: 60-4-227-8870 Philippines - Manila Tel: 63-2-634-9065 Singapore Tel: 65-6334-8870 Taiwan - Hsin Chu Tel: 886-3-577-8366 Taiwan - Kaohsiung Tel: 886-7-213-7830 Taiwan - Taipei Tel: 886-2-2508-8600 Thailand - Bangkok Tel: 66-2-694-1351 Vietnam - Ho Chi Minh Tel: 84-28-5448-2100	Austria - Wels Tel: 43-7242-2244-39 Fax: 43-7242-2244-393 Denmark - Copenhagen Tel: 45-4485-5910 Fax: 45-4485-2829 Finland - Espoo Tel: 358-9-4520-820 France - Paris Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79 Germany - Garching Tel: 49-8931-9700 Germany - Haan Tel: 49-2129-3766400 Germany - Heilbronn Tel: 49-7131-72400 Germany - Karlsruhe Tel: 49-721-625370 Germany - Munich Tel: 49-89-627-144-0 Fax: 49-89-627-144-44 Germany - Rosenheim Tel: 49-8031-354-560 Israel - Ra'anana Tel: 972-9-744-7705 Italy - Milan Tel: 39-0331-742611 Fax: 39-0331-466781 Italy - Padova Tel: 39-049-7625286 Netherlands - Drunen Tel: 31-416-690399 Fax: 31-416-690340 Norway - Trondheim Tel: 47-72884388 Poland - Warsaw Tel: 48-22-3325737 Romania - Bucharest Tel: 40-21-407-87-50 Spain - Madrid Tel: 34-91-708-08-90 Fax: 34-91-708-08-91 Sweden - Gothenberg Tel: 46-31-704-60-40 Sweden - Stockholm Tel: 46-8-5090-4654 UK - Wokingham Tel: 44-118-921-5800 Fax: 44-118-921-5820