



First Thursdays

May 2 - Webinar 1: Discover Renode for PolarFire® SoC Design and Debug

June 6 - Webinar 2: How to Get Started with Renode for PolarFire SoC

July 4 - Webinar 3: Learn to Debug a Bare-Metal PolarFire SoC Application with Renode

Aug. 1 - Webinar 4: Tips and Tricks for Even Easier PolarFire SoC Debug with Renode

Sept. 5 - Webinar 5: Add and Debug PolarFire SoC Peripherals with Renode

Oct. 3 - Webinar 6: Add and Debug and Pre-Existing Peripheral in PolarFire SoC

Nov. 7 - Webinar 7: How to write custom models – filters, offloading, acceleration etc

Dec. 5 - Webinar 8: Handling Binaries

Contd.



Second Thursdays

Jan. 9 - Webinar 9: Run Linux on Renode (PolarFire SoC Model as a Quad-core SMP) – this is not a Linux / Buildroot tutorial

Feb. 13 - Webinar 10: Build applications for Linux on PolarFire SoC


Mar. 12 - Webinar 11: Introduction to PolarFire SoC MSS Configuration and Software Flow

Apr. 9 - Webinar 12: Two baremetal Applications on PolarFire SoC

May 14 - Webinar 13: Linux + Real-Time (AMP Mode) on PolarFire SoC



MICROCHIP




A Leading Provider of Microcontroller, Security,
Mixed-Signal, Analog & Flash-IP Solutions



Getting Started with the RISC-V Based PolarFire® SoC FPGA Webinar Series
Session 5: “Add and Debug PolarFire SoC Peripherals with Renode”

Hugh Breslin, Embedded Linux Engineer

Thursday Sep. 5, 2019



Mi-V RISC-V Ecosystem | Microsemi

https://www.microsemi.com/product-directory/fpga-soc/5210-mi-v-embedded-ecosystem#renode-webinar-series

Microsemi | a MICROCHIP company

Search Microsemi.com

Products & Services Applications Ordering Company Partners Support

FPGA & SOC

- Antifuse FPGAs
- FPGA & SoC Design Tools
- FPGA Applications
- FPGA Boards, Kits, and Solutions
- FPGAs
- **Mi-V RISC-V Ecosystem**
 - Boards & Solutions
 - Design Tools
 - Operating Systems
 - RISC-V CPUs
- Rad-Tolerant FPGAs
- SoC FPGAs
- Technology Solutions

Libero SoC Design Suite v12.0

- Unified design suite for PolarFire, K1002, SmartFusion2 and RTG4 families
- 60% runtime reduction for Timing and 20% runtime reduction for Power
- 25% runtime improvement for Place and Route

Home / Products & Services / FPGA & SoC / Mi-V RISC-V Ecosystem

Mi-V RISC-V Ecosystem

Overview Mi-V Partners Tutorials **Renode Webinar Series** Articles and News

Getting Started with the RISC-V Based PolarFire™ SoC FPGA Webinar Series

Learn how to get started with the PolarFire SoC FPGA, the world's first RISC-V based SoC FPGA, to create fully deterministic, real-time systems alongside the Linux® operating system. We are holding a series of webinars to introduce you to the free Renode™ development platform from Mi-V partner Antmicro that is available with our SoftConsole v6.0 software development environment. You will see demo applications, learn how to create projects, and find out how to set up and configure your own systems targeting the new SoC FPGA architecture.

Click [here](#) to register.

Webinar 1 (May 2): Discover Renode for PolarFire™ SoC Design and Debug

In this introductory session, we will provide you with an overview of SoftConsole 6.0 with Renode™ integration. We will introduce you to the Renode development framework and provide an overview of the platform and its features. You will also learn about the PolarFire™ SoC architecture and how to use Renode to develop your application.

www.microsemi.com/Mi-V “Renode Webinar Series”



Add and Debug PolarFire[®] SoC Peripherals with Renode

- The files that make a Renode system
- The launch script
- CPU file
- Board file
- Summary
- Debugging a peripheral



Learn to Debug a Bare-Metal PolarFire® SoC Application with Renode

The Files That Make a Renode System



The Files That Make a Renode System

- **We have two pre-configured systems:**

Mi-V Renode emulation platform (Mi-V system):

Configured to emulate the Mi-V soft CPUs (RV32G core with UART, GPIOs and Timers)


PolarFire SoC Renode emulation platform (PolarFire SoC system):

Configured to emulate PolarFire Soc and its peripherals

The Files That Make a Renode System


- **3 files that can make up a Renode system**
 - Only the script file is passed as an argument when launching Renode
- **Script file:** Tells Renode to create a machine, load the board file and run commands
- **Board file:** Tells Renode to load the CPU file and describes the hardware connections for the system (e.g. GPIO connecting to an LED)
- **CPU file:** Describes the system (e.g. CPU and peripherals)

```
(monitor) 1 $CWD/./scripts/single-node/miv-basic.resc
Available peripherals:
```




```
  sysbus (SystemBus)
  |
  |--- clint (CoreLevelInterruptor)
  |     <0x44000000, 0x4400FFFF>
  |
  |--- cpu (RiscV32)
  |     Slot: 0
  |
  |--- ddr (MappedMemory)
  |     <0x80000000, 0x83FFFFFF>
  |
  |--- flash (MappedMemory)
  |     <0x60000000, 0x6003FFFF>
  |
  |--- gpioInputs (MiV_CoreGPIO)
  |     | <0x70002000, 0x700020A3>
  |     |--- user_switch_0 (Button)
  |     |     Address: 0
  |     |--- user_switch_1 (Button)
  |     |     Address: 1
  |     |--- user_switch_2 (Button)
  |     |     Address: 2
  |
  |--- gpioOutputs (MiV_CoreGPIO)
  |     | <0x70005000, 0x700050A3>
  |     |--- led0 (LED)
  |     |     Address: 0
  |     |--- led1 (LED)
  |     |     Address: 1
  |     |--- led2 (LED)
  |     |     Address: 2
```

The Files That Make a Renode System



The Files That Make a Renode System

- **Easiest way to deal with the files and folder structure is to create a “Renode” project in SoftConsole**




The Files That Make a Renode System

SoftConsole
Installation
Directory



Renode


- **Platforms:** Contains configuration files for platforms (i.e. CPU and board files)
- **Scripts:** Contains launch files for different platforms (i.e. launch scripts)



The Files That Make a Renode System

- **miv.resc**: Launches the Mi-V system
- **polarfire-soc-multiple-servers.resc**: Launches the PolarFire SoC system






Board files

- **PF SoC system: n/a**
- **Mi-V system: miv-board.repl**


The Files That Make a Renode System



CPU files


- **PolarFire SoC system: polarfire.repl**
- **Mi-V system: miv.repl**

The Files That Make a Renode System





The Launch Script



The Launch Script

SC workspace.examples - Renode/scripts/single-node/polarfire-soc-multiple-servers.resc - Microsemi SoftConsole v6.0.0.116

File Edit Source Refactor Navigate Search Project Git Run Window Help

```
Project Explorer | polarfire-soc-multiple-servers.resc |
1:name: PolarFire SoC
2:description: This is a sample script prepared to create a PolarFire SoC platform
3
4LogLevel 3
5
6using sysbus
7mach create
8
9machine LoadPlatformDescription @platforms/cpus/polarfire.repl
10machine LoadPlatformDescriptionFromString
11""
12button0: Miscellaneous.Button @ gpio0
13-> gpio0@0
14
15button1: Miscellaneous.Button @ gpio0
16-> gpio0@1
17
18button2: Miscellaneous.Button @ gpio0
19-> gpio0@2
20""
21
22LogLevel 3 sysbus.e51
23LogLevel 3 sysbus.u54_1
24LogLevel 3 sysbus.u54_2
25LogLevel 3 sysbus.u54_3
26LogLevel 3 sysbus.u54_4
27
28showAnalyzer mmuart0
29
30e51 StartGdbServer 3333 true
31u54_1 StartGdbServer 3334 true
32u54_2 StartGdbServer 3335 true
33u54_3 StartGdbServer 3336 true
34u54_4 StartGdbServer 3337 true
35
36log "Renode has been started successfully and is ready for a gdb connection. (This is not an error)" 3
37
```

1. Create a new machine

2. Load the platform

3. Connect buttons to GPIOs * Could be done in the board file *

4. Configure logging

5. Show UART analyser


6. Start a GDB server on each hart

7. Print message to allow SC to start GDB



MICROCHIP


The CPU File



The CPU File

SC workspace.examples - Renode/platforms/cpus/polarfire.repl - Microsemi SoftConsole v6.0.0.116

File Edit Source Refactor Navigate Search Project Git Run Window Help



```
1 e51: CPU.RiscV64 @ sysbus
2   cpuType: "rv64imac"
3   hartId: 0
4   privilegeArchitecture: PrivilegeArchitecture.Priv1_10
5   clint: clint
6
7 u54_1: CPU.RiscV64 @ sysbus
8   cpuType: "rv64gc"
9   hartId: 1
10  privilegeArchitecture: PrivilegeArchitecture.Priv1_10
11  clint: clint
12
13 u54_2: CPU.RiscV64 @ sysbus
14   cpuType: "rv64gc"
15   hartId: 2
16   privilegeArchitecture: PrivilegeArchitecture.Priv1_10
17   clint: clint
18
19 u54_3: CPU.RiscV64 @ sysbus
20   cpuType: "rv64gc"
21   hartId: 3
22   privilegeArchitecture: PrivilegeArchitecture.Priv1_10
23   clint: clint
24
25 u54_4: CPU.RiscV64 @ sysbus
26   cpuType: "rv64gc"
27   hartId: 4
28   privilegeArchitecture: PrivilegeArchitecture.Priv1_10
29   clint: clint
```

ADD CPU to the system

Connecting a CPU:

[name]: **[path_to_cpu]** @ sysbus

cpu_Type: "[cpu_type]"

hartId: **[ID]**


privilegeArchitecture: PrivilegeArchitecture.**[version]**

clint: clint

The CPU File

SC workspace.examples - Renode/platforms/cpus/polarfire.repl - Microsemi SoftConsole v6.0.0.116

File Edit Source Refactor Navigate Search Project Git Run Window Help



```
53 mmuart0: UART.NS16550 @ sysbus 0x20000000
54     wideRegisters: true
55     IRQ -> plic@90
56
57 mmuart1: UART.NS16550 @ sysbus 0x20100000
58     wideRegisters: true
59     IRQ -> plic@91
60
61 mmuart2: UART.NS16550 @ sysbus 0x20102000
62     wideRegisters: true
63     IRQ -> plic@92
64
65 mmuart3: UART.NS16550 @ sysbus 0x20104000
66     wideRegisters: true
67     IRQ -> plic@93
68
69 mmuart4: UART.NS16550 @ sysbus 0x20106000
70     wideRegisters: true
71     IRQ -> plic@94
72
73 mmc: SD.PSE_SDController @ sysbus 0x20008000
74     IRQ -> plic@88
75     WakeupIRQ -> plic@89
76
77 spi0: SPI.PSE_SPI @ sysbus 0x20108000
78     IRQ -> plic@54
79
80 spi1: SPI.PSE_SPI @ sysbus 0x20109000
81     IRQ -> plic@55
```

ADD UART to the system

Connecting a peripheral:

It depends on the peripheral!

[name]: [path_to_peripheral] @ sysbus [address]

[parameters0]

[parameters1]

etc.

The CPU File

SC workspace.examples - Renode/platforms/cpus/miv.repl - Microsemi SoftConsole v6.0.0.116

File Edit Source Refactor Navigate Search Project Git Run Window Help

```

Project Explorer  miv.repl
└─ Renode
  └─ platforms
    └─ cpus
      └─ silabs
        └─ miv.repl
          1 flash: Memory.MappedMemory @ sysbus 0x60000000
          2   size: 0x400000
          3
          4 ddr: Memory.MappedMemory @ sysbus 0x80000000
          5   size: 0x4000000
          6
          7 uart: UART.MiV_CoreUART @ sysbus 0x70001000
          8   clockFrequency: 66000000
          9
          10 cpu: CPU.RiscV32 @ sysbus
          11   cpuType: "rv32g"
          12   privilegeArchitecture: PrivilegeArchitecture.Priv1_09
          13   clint: clint
          14
          15 plic: IRQControllers.PlatformLevelInterruptController @ sysbus 0x40000000
          16   [0-3] -> cpu@[8-11]
          17   numberOfSources: 31
          18   prioritiesEnabled: false
          19
          20 // Power/Reset/Clock/Interrupt
          21 clint: IRQControllers.CoreLevelInterruptor @ sysbus 0x44000000
          22   frequency: 66000000
          23   [0, 1] -> cpu@[3, 7]
          24
          25 gpioInputs: GPIOPort.MiV_CoreGPIO @ sysbus 0x70002000
          26   -> plic@29
          27
          28 gpioOutputs: GPIOPort.MiV_CoreGPIO @ sysbus 0x70005000
          29
          30 timer0: Timers.MiV_CoreTimer @ sysbus 0x70003000
          31   -> plic@30
          32   clockFrequency: 66000000
          33
          34 timer1: Timers.MiV_CoreTimer @ sysbus 0x70004000
          35   -> plic@31
          36   clockFrequency: 66000000
  
```

```

sysbus (SystemBus)
├─ clint (CoreLevelInterruptor)
│   <0x44000000, 0x4400FFFF> 6
├─ cpu (RiscV32)
│   Slot: 0 4
├─ ddr (MappedMemory)
│   <0x80000000, 0x83FFFFFF> 2
├─ flash (MappedMemory)
│   <0x60000000, 0x6003FFFF> 1
├─ gpioInputs (MiV_CoreGPIO)
│   <0x70002000, 0x700020A3> 7
│   └─ user_switch_0 (Button)
│       Address: 0
│   └─ user_switch_1 (Button)
│       Address: 1
│   └─ user_switch_2 (Button)
│       Address: 2
├─ gpioOutputs (MiV_CoreGPIO) 8
│   <0x70005000, 0x700050A3>
│   └─ led0 (LED)
│       Address: 0
│   └─ led1 (LED)
│       Address: 1
├─ plic (PlatformLevelInterruptController)
│   <0x40000000, 0x43FFFFFF> 5
├─ timer0 (MiV_CoreTimer)
│   <0x70003000, 0x7000301B> 9
├─ timer1 (MiV_CoreTimer)
│   <0x70004000, 0x7000401B> 10
└─ uart (MiV_CoreUART)
    <0x70001000, 0x70001017> 3
  
```

The CPU File

```

SC workspace.examples - Renode/platforms/cpus/miv.repl - Microsemi SoftConsole v6.0.0.116
File Edit Source Refactor Navigate Search Project Git Run Window Help
Project Explorer: miv.repl
Renode
  bin
  licenses
  platforms
    boards
    cpus
      silabs
        a20.repl
        at91rm9200.repl
        cc2538.repl
        i386.repl
        litex_vexriscv.repl
        miv.repl
        mpc5567.repl
        picosoc.repl
        polarfire.repl
        quark-c1000.repl
        sifive-fe310.repl
        sifive-fu540.repl
        stm32f103.repl
        stm32f4.repl
        stm32f429.repl
        stm32f746.repl
        stm32l151.repl
        stm32w108.repl
        tegra2.repl
        tegra3.repl
        versatile.repl
        vexpress.repl
        vybrid.repl
        zynq-7000.repl
      scripts
      tests
  
```

```

1 flash: Memory.MappedMemory @ sysbus 0x60000000
2   size: 0x40000
3
4 ddr: Memory.MappedMemory @ sysbus 0x80000000
5   size: 0x4000000
6
7 uart: UART.MiV_CoreUART @ sysbus 0x70001000
8   clockFrequency: 66000000
9
10 cpu: CPU.RiscV32 @ sysbus
11   cpuType: "rv32g"
12   privilegeArchitecture: PrivilegeArchitecture.Priv1_09
13   clint: clint
14
15 plic: IRQControllers.PlatformLevelInterruptController @ sysbus 0x40000000
16   [0-3] -> cpu@[8-11]
17   numberOfSources: 31
18   prioritiesEnabled: false
19
20 // Power/Reset/Clock/Interrupt
21 clint: IRQControllers.CoreLevelInterruptor @ sysbus 0x44000000
22   frequency: 66000000
23   [0, 1] -> cpu@[3, 7]
24
25 gpioInputs: GPIOPort.MiV_CoreGPIO @ sysbus 0x70002000
26   -> plic@29
27
28 gpioOutputs: GPIOPort.MiV_CoreGPIO @ sysbus 0x70005000
29
30 timer0: Timers.MiV_CoreTimer @ sysbus 0x70003000
31   -> plic@30
32   clockFrequency: 66000000
33
34 timer1: Timers.MiV_CoreTimer @ sysbus 0x70004000
35   -> plic@31
36   clockFrequency: 66000000
37
38 uart2: UART.MiV_CoreUART @ sysbus 0x70006000
39   clockFrequency: 66000000
40

```

Add a second UART

Current UART:

uart: UART.MiV_CoreUART @ sysbus 0x70001000
clockFrequency: 66000000

Second UART:

uart2: UART.MiV_CoreUART @ sysbus 0x70006000
clockFrequency: 66000000

The CPU File

SC workspace.examples - Renode/platforms/cpus/miv.repl - Microsemi SoftConsole v6.0.0.116

File Edit Source Refactor Navigate Search Project Git Run Window Help


Line	Code	Count
1	flash: Memory.MappedMemory @ sysbus 0x60000000	1
2	size: 0x40000	
3		
4	ddr: Memory.MappedMemory @ sysbus 0x80000000	2
5	size: 0x4000000	
6		
7	uart: UART.MiV_CoreUART @ sysbus 0x70001000	3
8	clockFrequency: 66000000	
9		
10	cpu: CPU.RiscV32 @ sysbus	
11	cpuType: "rv32g"	
12	privilegeArchitecture: PrivilegeArchitecture.Priv1_09	4
13	clint: clint	
14		
15	pllc: IRQControllers.PlatformLevelInterruptController @ sysbus 0x40000000	5
16	[0-3] -> cpu@[8-11]	
17	numberOfSources: 31	
18	prioritiesEnabled: false	
19		
20	// Power/Reset/Clock/Interrupt	
21	clint: IRQControllers.CoreLevelInterruptor @ sysbus 0x44000000	6
22	frequency: 66000000	
23	[0, 1] -> cpu@[3, 7]	
24		
25	gpioInputs: GPIOPort.MiV_CoreGPIO @ sysbus 0x70002000	7
26	-> pllc@29	
27		
28	gpioOutputs: GPIOPort.MiV_CoreGPIO @ sysbus 0x70005000	8
29		
30	timer0: Timers.MiV_CoreTimer @ sysbus 0x70003000	
31	-> pllc@30	9
32	clockFrequency: 66000000	
33		
34	timer1: Timers.MiV_CoreTimer @ sysbus 0x70004000	
35	-> pllc@31	10
36	clockFrequency: 66000000	
37		
38	uart2: UART.MiV_CoreUART @ sysbus 0x70006000	11
39	clockFrequency: 66000000	
40		

```

sysbus (SystemBus)
├── clint (CoreLevelInterruptor)
│   └── <0x44000000, 0x44000000> 6
├── cpu (RiscV32)
│   └── Slot: 0 4
├── ddr (MappedMemory)
│   └── <0x80000000, 0x83FFFFFF> 2
├── flash (MappedMemory)
│   └── <0x60000000, 0x6003FFFF> 1
├── gpioInputs (MiV_CoreGPIO)
│   └── <0x70002000, 0x700020A3> 7
│       ├── user_switch_0 (Button)
│       │   └── Address: 0
│       ├── user_switch_1 (Button)
│       │   └── Address: 1
│       └── user_switch_2 (Button)
│           └── Address: 2
├── gpioOutputs (MiV_CoreGPIO)
│   └── <0x70005000, 0x700050A3> 8
│       ├── led0 (LED)
│       │   └── Address: 0
│       └── led1 (LED)
│           └── Address: 1
├── pllc (PlatformLevelInterruptController)
│   └── <0x40000000, 0x43FFFFFF> 5
├── timer0 (MiV_CoreTimer)
│   └── <0x70003000, 0x7000301B> 9
├── timer1 (MiV_CoreTimer)
│   └── <0x70004000, 0x7000401B> 10
├── uart (MiV_CoreUART)
│   └── <0x70001000, 0x70001017> 3
└── uart2 (MiV_CoreUART)
    └── <0x70006000, 0x70006017> 11
    
```




The Board File



The Board File

SC workspace.examples - Renode/platforms/boards/miv-board.repl - Microsemi SoftConsole v6.0.0.116

File Edit Source Refactor Navigate Search Project Git Run Window Help



miv-board.repl

```
1 using "platforms/cpus/miv.repl" 1. Load the CPU file
```

```
2  
3 gpioOutputs:  
4   0 -> led0@0 2. Connect GPIO outputs to LEDs  
5   1 -> led1@0
```

```
6  
7 led0: Miscellaneous.LED @ gpioOutputs 0  
8   invert: true  
9 3. Create LEDs
```

```
10 led1: Miscellaneous.LED @ gpioOutputs 1  
11   invert: true  
12  
13 user_switch_0: Miscellaneous.Button @ gpioInputs 0  
14   invert: true  
15   -> gpioInputs@0  
16
```


```
17 user_switch_1: Miscellaneous.Button @ gpioInputs 1  
18   invert: true  
19   -> gpioInputs@1  
20
```

```
21 user_switch_2: Miscellaneous.Button @ gpioInputs 2  
22   invert: true  
23   -> gpioInputs@2 5. Connect switch to GPIO  
24  
25  
26  
27
```

The Board File

SC workspace.examples - Renode/platforms/boards/miv-board.repl - Microsemi SoftConsole v6.0.0.116

File Edit Source Refactor Navigate Search Project Git Run Window Help



```
miv.repl
1 flash: Memory.MappedMemory @ sysbus 0x60000000
2   size: 0x400000
3
4 ddr: Memory.MappedMemory @ sysbus 0x80000000
5   size: 0x40000000
6
7 uart: UART.MiV_CoreUART @ sysbus 0x70001000
8   clockFrequency: 66000000
9
10 cpu: CPU.RiscV32 @ sysbus
11   cpuType: "rv32g"
12   privilegeArchitecture: PrivilegeArchitecture.Priv1_09
13   clint: clint
14
15 plic: IRQControllers.PlatformLevelInterruptController @ sysbus 0x40000000
16   [0-3] -> cpu@[8-11]
17   numberOfSources: 31
18   prioritiesEnabled: false
19
20 // Power/Reset/Clock/Interrupt
21 clint: IRQControllers.CoreLevelInterruptor @ sysbus 0x44000000
22   frequency: 66000000
23   [0, 1] -> cpu@[3, 7]
24
25 gpioInputs: GPIOPort.MiV_CoreGPIO @ sysbus 0x70002000
26   -> plic@29
27
28 gpioOutputs: GPIOPort.MiV_CoreGPIO @ sysbus 0x70005000
29
30 timer0: Timers.MiV_CoreTimer @ sysbus 0x70003000
31   -> plic@30
32   clockFrequency: 66000000
33
34 timer1: Timers.MiV_CoreTimer @ sysbus 0x70004000
35   -> plic@31
36   clockFrequency: 66000000
37
38 uart2: UART.MiV_CoreUART @ sysbus 0x70006000
39   clockFrequency: 66000000
```


```
miv-board.repl
1 using "platforms/cpus/miv.repl"
2
3 gpioOutputs:
4   0 -> led0@0
5   1 -> led1@0
6
7 led0: Miscellaneous.LED @ gpioOutputs 0
8   invert: true
9
10 led1: Miscellaneous.LED @ gpioOutputs 1
11   invert: true
12
13 user_switch_0: Miscellaneous.Button @ gpioInputs 0
14   invert: true
15   -> gpioInputs@0
16
17 user_switch_1: Miscellaneous.Button @ gpioInputs 1
18   invert: true
19   -> gpioInputs@1
20
21 user_switch_2: Miscellaneous.Button @ gpioInputs 2
22   invert: true
23   -> gpioInputs@2
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
```

```
sysbus (SystemBus)
- clint (CoreLevelInterruptor)
  <0x44000000, 0x4400FFFF>
- cpu (RiscV32)
  Slot: 0
- ddr (MappedMemory)
  <0x80000000, 0x83FFFFFF>
- flash (MappedMemory)
  <0x60000000, 0x6003FFFF>
- gpioInputs (MiV_CoreGPIO)
  <0x70002000, 0x700020A3>
  - user_switch_0 (Button)
    Address: 0
  - user_switch_1 (Button)
    Address: 1
  - user_switch_2 (Button)
    Address: 2
- gpioOutputs (MiV_CoreGPIO)
  <0x70005000, 0x700050A3>
  - led0 (LED)
    Address: 0
  - led1 (LED)
    Address: 1
- plic (PlatformLevelInterruptController)
  <0x40000000, 0x43FFFFFF>
- timer0 (MiV_CoreTimer)
  <0x70003000, 0x700030B>
- timer1 (MiV_CoreTimer)
  <0x70004000, 0x700040B>
- uart (MiV_CoreUART)
  <0x70001000, 0x70001017>
```

The Board File


SC workspace.examples - Renode/platforms/boards/miv-board.repl - Microsemi SoftConsole v6.0.0.116

File Edit Source Refactor Navigate Search Project Git Run Window Help




```

1 using "platforms/cpus/miv.repl"
2
3 gpioOutputs:
4   0 -> led0@0
5   1 -> led1@0
6
7 led0: Miscellaneous.LED @ gpioOutputs 0
8   invert: true
9
10 led1: Miscellaneous.LED @ gpioOutputs 1
11   invert: true
12
13 user_switch_0: Miscellaneous.Button @ gpioInputs 0
14   invert: true
15   -> gpioInputs@0
16
17 user_switch_1: Miscellaneous.Button @ gpioInputs 1
18   invert: true
19   -> gpioInputs@1
20
21 user_switch_2: Miscellaneous.Button @ gpioInputs 2
22   invert: true
23   -> gpioInputs@2
  
```



```

sysbus (SystemBus)
├── cInt (CoreLevelInterruptor)
│   └── <0x44000000, 0x4400FFFF>
├── cpu (RiscV32)
│   └── Slot: 0
├── ddr (MappedMemory)
│   └── <0x80000000, 0x83FFFFFF>
├── flash (MappedMemory)
│   └── <0x60000000, 0x6003FFFF>
├── gpioInputs (MiV_CoreGPIO)
│   └── <0x70002000, 0x700020A3>
│       ├── user_switch_0 (Button)
│       │   └── Address: 0
│       ├── user_switch_1 (Button)
│       │   └── Address: 1
│       └── user_switch_2 (Button)
│           └── Address: 2
├── gpioOutputs (MiV_CoreGPIO)
│   └── <0x70005000, 0x700050A3>
│       ├── led0 (LED)
│       │   └── Address: 0
│       └── led1 (LED)
│           └── Address: 1
├── plic (PlatformLevelInterruptController)
│   └── <0x40000000, 0x43FFFFFF>
├── timer0 (MiV_CoreTimer)
│   └── <0x70003000, 0x7000301B>
├── timer1 (MiV_CoreTimer)
│   └── <0x70004000, 0x7000401B>
└── uart (MiV_CoreUART)
    └── <0x70001000, 0x70001017>
  
```




```

miv-board_repl sysbus (SystemBus)
├── cInt (CoreLevelInterruptor)
│   └── <0x44000000, 0x4400FFFF>
├── cpu (RiscV32)
│   └── Slot: 0
├── ddr (MappedMemory)
│   └── <0x80000000, 0x83FFFFFF>
├── flash (MappedMemory)
│   └── <0x60000000, 0x6003FFFF>
├── gpioInputs (MiV_CoreGPIO)
│   └── <0x70002000, 0x700020A3>
│       ├── user_switch_0 (Button)
│       │   └── Address: 0
│       ├── user_switch_1 (Button)
│       │   └── Address: 1
│       └── user_switch_2 (Button)
│           └── Address: 2
├── gpioOutputs (MiV_CoreGPIO)
│   └── <0x70005000, 0x700050A3>
│       ├── led0 (LED)
│       │   └── Address: 0
│       ├── led1 (LED)
│       │   └── Address: 1
│       └── led2 (LED)
│           └── Address: 2
├── plic (PlatformLevelInterruptController)
│   └── <0x40000000, 0x43FFFFFF>
├── timer0 (MiV_CoreTimer)
│   └── <0x70003000, 0x7000301B>
├── timer1 (MiV_CoreTimer)
│   └── <0x70004000, 0x7000401B>
└── uart (MiV_CoreUART)
    └── <0x70001000, 0x70001017>
  
```




MICROCHIP


Summary



Summary



Summary



1. **Launch the Renode external tool configuration**
2. **Renode starts**
 - A. Loads the script file passed to it as an argument
 - B. Script creates a machine
 - C. Script tells Renode to load a board file
 - D. Board file tells Renode to load a CPU file
 - E. Renode loads the CPU file
 - F. Renode loads the board file
 - G. Script tells Renode to start the GDB server
 - H. Script tells Renode to print the started message in the console
3. **SoftConsole starts GDB**

```
(monitor) 1 $CWD/./scripts/single-node/miv-basic.resc
Available peripherals:

sysbus (SystemBus)
├─ clint (CoreLevelInterruptor)
│   <0x44000000, 0x4400FFFF>
├─ cpu (RiscV32)
│   Slot: 0
├─ ddr (MappedMemory)
│   <0x80000000, 0x83FFFFFF>
├─ flash (MappedMemory)
│   <0x60000000, 0x6003FFFF>
├─ gpioInputs (MiV_CoreGPIO)
│   <0x70002000, 0x700020A3>
│   └─ user_switch_0 (Button)
│       Address: 0
│   └─ user_switch_1 (Button)
│       Address: 1
│   └─ user_switch_2 (Button)
│       Address: 2
├─ gpioOutputs (MiV_CoreGPIO)
│   <0x70005000, 0x700050A3>
│   └─ led0 (LED)
│       Address: 0
│   └─ led1 (LED)
│       Address: 1
│   └─ led2 (LED)
│       Address: 2
```

Launch Script

CPU File

Board File

Summary: Available Peripherals Mi-V system


Memory	Cores	Peripherals
DDR	RV32G	CoreUART
Flash		PLIC
		CLINT
		CoreGPIO
		CoreTimer

Summary: Available Peripherals PolarFire SoC system

Cores	Memory	Peripherals	Peripherals contd.
RV64IMAC	DDR	CLINT	Cadence GEM (MAC)
RV64GC	Flash	PLIC	PSE GPIO
	PSE eNVM	NS16550 UART	PSE RTC
		PSE SD Controller	PSE Timer
		PSE SPI	PSE USB
		PSE I2C	PSE PCI
		PSE CAN	



Debugging Adding Peripherals



Debugging Adding Peripherals

SC workspace.examples - Renode/platforms/cpus/miv.repl - Microsemi SoftConsole v6.0.0.116

File Edit Source Refactor Navigate Search Project Git Run Window Help

Project Explorer

- Renode
 - bin
 - licenses
 - platforms
 - boards
 - silabs
 - arduino_101-shield.repl
 - colibri-vf61.repl
 - mars_zx3-externals.repl
 - mars_zx3.repl
 - miv-board_repl
 - miv-board-additional-
 - miv-board.repl
 - quark_c1000-cc2520.re
 - stm32f4_discovery-adc
 - stm32f4_discovery-bb.
 - stm32f4_discovery-kit
 - stm32f4_discovery.repl
 - stm32f7_discovery-bb.
 - tegra_externals.repl
 - tegra2.repl
 - tegra3.repl
 - versatile.repl
 - vexpress-externals.repl
 - vexpress.repl
 - zedboard-externals.rej
 - zedboard.repl
 - cpus
 - silabs
 - a20.repl
 - at91rm9200.repl
 - cc2538.repl
 - i386.repl
 - litex_vexiscv.repl
 - miv.repl
 - mpc5567.repl

```

1 ddr: Memory.MappedMemory @ sysbus 0x80000000
2   size: 0x40000000
3
4 uart: UART.MiV_CoreUART @ sysbus 0x70001000
5   clockFrequency: 66000000
6
7 cpu: CPU.RiscV32 @ sysbus
8   cpuType: "rv32g"
9   privilegeArchitecture: PrivilegeArchitecture.Priv1_09
10  clint: clint
11
12 clint: IRQControllers.CoreLevelInterruptor @ sysbus 0x44000000
13   frequency: 66000000
14   [0, 1] -> cpu@[3, 7]
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
  
```

```

1 using "platforms/cpus/miv.repl"
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
  
```

Renode

RENODE™

Renode, version 1.6.0.30082 (3b6a18a4-201811221641)

(monitor) i \$CWD/./scripts/single-node/miv-basic.resc

Available peripherals:

```

sysbus (SystemBus)
├── clint (CoreLevelInterruptor)
│   └── <0x44000000, 0x4400FFFF>
├── cpu (RiscV32)
│   └── Slot: 0
├── ddr (MappedMemory)
│   └── <0x80000000, 0x83FFFFFF>
└── uart (MiV_CoreUART)
    └── <0x70001000, 0x70001017>
  
```

(Mi-V) □

Debugging Adding Peripherals

SC workspace.examples - Renode/platforms/cpus/miv.repl - Microsemi SoftConsole v6.0.0.116

File Edit Source Refactor Navigate Search Project Git Run Window Help

Project Explorer

- Renode
 - bin
 - licenses
 - platforms
 - boards
 - silabs
 - arduino_101-shield.repl
 - colibri-vf61.repl
 - mars_zx3-externals.repl
 - mars_zx3.repl
 - miv-board_repl
 - miv-board-additional-
 - miv-board.repl
 - quark_c1000-cc2520.re
 - stm32f4_discovery-adv
 - stm32f4_discovery-bb.
 - stm32f4_discovery-kit
 - stm32f4_discovery.repl
 - stm32f7_discovery-bb.
 - tegra_externals.repl
 - tegra2.repl
 - tegra3.repl
 - versatile.repl
 - vexpress-externals.repl
 - vexpress.repl
 - zedboard-externals.re
 - zedboard.repl
 - cpus
 - silabs
 - a20.repl
 - at91rm9200.repl
 - cc2538.repl
 - i386.repl
 - litex_vex riscv.repl
 - miv.repl
 - mpc5567.repl

```

1 ddr: Memory.MappedMemory @ sysbus 0x80000000
2   size: 0x40000000
3
4 uart: UART.MiV_CoreUART @ sysbus 0x70001000
5   clockFrequency: 66000000
6
7 cpu: CPU.RiscV32 @ sysbus
8   cpuType: "rv32g"
9   privilegeArchitecture: PrivilegeArchitecture.Priv1_09
10  clint: clint
11
12 clint: IRQControllers.CoreLevelInterruptor @ sysbus 0x44000000
13   frequency: 66000000
14   [0, 1] -> cpu@[3, 7]
15
16 timer0: Timers.MiV_CoreTimer @ sysbus 0x70003000
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
  
```

miv-board.repl

```

1 using "platforms/cpus/miv.repl"
2
3
  
```

Renode

RENODE™

Renode, version 1.6.0.30082 (3b6a18a4-201811221641)

```

(mon) i $CWD/./scripts/single-node/miv-basic.resc
There was an error executing command 'machine LoadPlatformDescription C:\Microsemi\SoftConsole_v6.0.0.0\renode\platforms\boards\miv-board.repl'
Error E25: Could not find suitable constructor for type 'Antmicro.Renode.Peripherals.Timers.MiV_CoreTimer'.
Constructor selection report:
Considering ctor Antmicro.Renode.Peripherals.Timers.MiV_CoreTimer with the following parameters: [Antmicro.Renode.Core.Machine, System.Int64].
Parameter 'machine' of type 'Antmicro.Renode.Core.Machine' filled with default value = 'Mi-V'.
Could not find corresponding attribute for parameter 'clockFrequency' of type 'System.Int64' and it is not a default parameter. Rejecting constructor.
At C:\Microsemi\SoftConsole_v6.0.0.0\renode\platforms\cpus\miv.repl:17:9:
timer0: Timers.MiV_CoreTimer @ sysbus 0x70003000
(Mi-V)
  
```

Debugging Adding Peripherals

1. There was an error executing command 'machine LoadPlatformDescription C:\Microsemi\SoftConsole_v6.0.0.0\renode\platforms\boards\miv-board.repl'
2. Error E25: Could not find suitable constructor for type 'Antmicro.Renode.Peripherals.Timers.MiV_CoreTimer'.
 - A. Constructor selection report:
 - B. Considering ctor Antmicro.Renode.Peripherals.Timers.MiV_CoreTimer with the following parameters: [Antmicro.Renode.Core.Machine, System.Int64].
 - C. Parameter 'machine' of type 'Antmicro.Renode.Core.Machine' filled with default value = 'Mi-V'.
 - D. **Could not find corresponding attribute for parameter 'clockFrequency' of type 'System.Int64' and it is not a default parameter. Rejecting constructor.**
 - E. **At C:\Microsemi\SoftConsole_v6.0.0.0\renode\platforms\cpus\miv.repl:17:9:**
 - F. **timer0: Timers.MiV_CoreTimer @ sysbus 0x70003000**

workspace.examples - Renode/platforms/cpus/miv_repl - Microsemi SoftConsole v6.0.0.116

File Edit Source Refactor Navigate Search Project Git Run Window Help

Project Explorer

- Renode
 - bin
 - licenses
 - platforms
 - boards
 - cpus
 - silabs
 - a20.repl
 - at91rm9200.repl
 - cc2538.repl
 - i386.repl
 - litex_vex riscv.repl
 - miv_repl
 - miv_repl
 - mpc5567.repl

```

miv_repl
1 ddr: Memory.MappedMemory @ sysbus 0x80000000
2   size: 0x4000000
3
4 uart: UART.MiV_CoreUART @ sysbus 0x70001000
5   clockFrequency: 66000000
6
7 cpu: CPU.RiscV32 @ sysbus
8   cpuType: "rv32g"
9   privilegeArchitecture: PrivilegeArchitecture.Priv1_09
10  clint: clint
11
12 clint: IRQControllers.CoreLevelInterruptor @ sysbus 0x44000000
13   frequency: 66000000
14   [0, 1] -> cpu@[3, 7]
15
16 timer0: Timers.MiV_CoreTimer @ sysbus 0x70003000
17
18
  
```

```

miv_repl
1 ddr: Memory.MappedMemory @ sysbus 0x80000000
2   size: 0x4000000
3
4 uart: UART.MiV_CoreUART @ sysbus 0x70001000
5   clockFrequency: 66000000
6
7 cpu: CPU.RiscV32 @ sysbus
8   cpuType: "rv32g"
9   privilegeArchitecture: PrivilegeArchitecture.Priv1_09
10  clint: clint
11
12 clint: IRQControllers.CoreLevelInterruptor @ sysbus 0x44000000
13   frequency: 66000000
14   [0, 1] -> cpu@[3, 7]
15
16 timer0: Timers.MiV_CoreTimer @ sysbus 0x70003000
17   clockFrequency: 66000000
18
  
```

Debugging Adding Peripherals

SC workspace.examples - Renode/platforms/boards/miv-board.repl - Microsemi SoftConsole v6.0.116

File Edit Source Refactor Navigate Search Project Git Run Window Help

Project Explorer

- Renode
 - bin
 - licenses
 - platforms
 - boards
 - silabs
 - arduino_101-shield.repl
 - colibri-vf61.repl
 - mars_zx3-externals.repl
 - mars_zx3.repl
 - miv-board_repl
 - miv-board-additional-
 - miv-board.repl
 - quark_c1000-cc2520.re
 - stm32f4_discovery-adr
 - stm32f4_discovery-bb-
 - stm32f4_discovery-kit-
 - stm32f4_discovery.repl
 - stm32f7_discovery-bb-
 - tegra_externals.repl
 - tegra2.repl
 - tegra3.repl
 - versatile.repl
 - vexpress-externals.repl
 - vexpress.repl
 - zedboard-externals.rej
 - zedboard.repl
 - cpus
 - silabs
 - a20.repl
 - at91rm9200.repl
 - cc2538.repl
 - i386.repl
 - litex_vexriscv.repl
 - miv.repl

```

1 ddr: Memory.MappedMemory @ sysbus 0x80000000
2   size: 0x40000000
3
4 uart: UART.MiV_CoreUART @ sysbus 0x70001000
5   clockFrequency: 66000000
6
7 cpu: CPU.RiscV32 @ sysbus
8   cpuType: "rv32g"
9   privilegeArchitecture: PrivilegeArchitecture.Priv1_09
10  clint: clint
11
12 clint: IRQControllers.CoreLevelInterruptor @ sysbus 0x44000000
13   frequency: 66000000
14   [0, 1] -> cpu@[3, 7]
15
16 timer0: Timers.MiV_CoreTimer @ sysbus 0x70003000
17   clockFrequency: 66000000
  
```

```

1 using "platforms/cpus/miv.repl"
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
  
```

Renode

RENODE™

Renode, version 1.6.0.30082 (3b6a18a4-201811221641)

(monitor) i \$CWD/./scripts/single-node/miv-basic.resc

Available peripherals:

```

sysbus (SystemBus)
├── clint (CoreLevelInterruptor)
│   └── <0x44000000, 0x4400FFFF>
├── cpu (RiscV32)
│   └── Slot: 0
├── ddr (MappedMemory)
│   └── <0x80000000, 0x83FFFFFF>
├── timer0 (MiV_CoreTimer)
│   └── <0x70003000, 0x7000301B>
└── uart (MiV_CoreUART)
    └── <0x70001000, 0x70001017>
(Mi-V) █
  
```

Debugging Adding Peripherals

workspace.examples - Renode/platforms/boards/miv-board.repl - Microsemi SoftConsole v6.0.0.116

File Edit Source Refactor Navigate Search Project Git Run Window Help

Quick Access

Project Explorer

- Renode
 - bin
 - licenses
 - platforms
 - boards
 - silabs
 - arduino_101-shield.repl
 - colibri-vf61.repl
 - mars_zx3-externals.repl
 - mars_zx3.repl
 - miv-board.repl
 - miv-board-additional-uart.repl
 - miv-board.repl
 - quark_c1000-cc2520.repl
 - stm32f4_discovery-additional_gp
 - stm32f4_discovery-bb.repl
 - stm32f4_discovery-kit.repl
 - stm32f4_discovery.repl
 - stm32f7_discovery-bb.repl
 - tegra_externals.repl
 - tegra2.repl
 - tegra3.repl
 - versatile.repl
 - vexpress-externals.repl
 - vexpress.repl
 - zedboard-externals.repl
 - zedboard.repl
 - cpus
 - silabs
 - a20.repl
 - at91rm9200.repl
 - cc2538.repl
 - i386.repl
 - litex_vexriscv.repl
 - miv.repl
 - mpc5567.repl

miv.repl

```

1 ddr: Memory.MappedMemory @ sysbus 0x80000000
2   size: 0x4000000
3
4 uart: UART.MiV_CoreUART @ sysbus 0x70001000
5   clockFrequency: 66000000
6
7 cpu: CPU.RiscV32 @ sysbus
8   cpuType: "rv32g"
9   privilegeArchitecture: PrivilegeArchitecture.Priv1_09
10  clint: clint
11
12 clint: IRQControllers.CoreLevelInterruptor @ sysbus 0x44000000
13   frequency: 66000000
14   [0, 1] -> cpu@[3, 7]
15
16 timer0: Timers.MiV_CoreTimer @ sysbus 0x70001000
17   clockFrequency: 66000000
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41

```

miv-board.repl

```

1 using "platforms/cpus/miv.repl"
2

```

Renode

```

RENODE™
Renode, version 1.6.0.30082 (3b6a18a4-201811221641)

(monitor) i $CWD/./scripts/single-node/miv-basic.resc
There was an error executing command 'machine LoadPlatformDescription C:\Microsemi\SoftConsole_v6.0.0.0.0\renode\platforms\boards\miv-board.repl'
Error E39: Exception was thrown during registration of 'timer0 in 'sysbus':
Could not register Given address <0x70001000, 0x7000101B> for peripheral Antmicro.Renode.Peripherals.Timers.MiV_CoreTimer conflicts with address <0x70001000, 0x70001017> of peripheral Antmicro.Renode.Peripherals.UART.MiV_CoreUART in address.
At C:\Microsemi\SoftConsole_v6.0.0.0.0\renode\platforms\cpus\miv.repl:17:32:
timer0: Timers.MiV_CoreTimer @ sysbus 0x70001000
^
(Mi-V)


```

Debugging Adding Peripherals

1. There was an error executing command 'machine LoadPlatformDescription C:\Microsemi\SoftConsole_v6.0.0.0\renode\platforms\boards\miv-board.repl'
2. Error E39: Exception was thrown during registration of 'timer0 in 'sysbus':
 1. Could not register Given address <0x70001000, 0x7000101B> for peripheral Antmicro.Renode.Peripherals.Timers.MiV_CoreTimer conflicts with address <0x70001000, 0x70001017> of peripheral Antmicro.Renode.Peripherals.UART.MiV_CoreUART in address.
 2. At C:\Microsemi\SoftConsole_v6.0.0.0\renode\platforms\cpus\miv.repl:17:32:
 3. timer0: Timers.MiV_CoreTimer @ sysbus 0x70001000

SC workspace.examples - Renode/platforms/cpus/miv.repl - Microsemi SoftConsole v6.0.0.116

File Edit Source Refactor Navigate Search Project Git Run Window Help



```

1 ddr: Memory.MappedMemory @ sysbus 0x80000000
2   size: 0x4000000
3
4 uart: UART.MiV_CoreUART @ sysbus 0x70001000
5   clockFrequency: 66000000
6
7 cpu: CPU.RiscV32 @ sysbus
8   cpuType: "rv32g"
9   privilegeArchitecture: PrivilegeArchitecture.Priv1_09
10  clint: clint
11
12 clint: IRQControllers.CoreLevelInterruptor @ sysbus 0x44000000
13   frequency: 66000000
14   [0, 1] -> cpu@[3, 7]
15
16 timer0: Timers.MiV_CoreTimer @ sysbus 0x70001000
17   clockFrequency: 66000000
18
19

```

```

1 ddr: Memory.MappedMemory @ sysbus 0x80000000
2   size: 0x4000000
3
4 uart: UART.MiV_CoreUART @ sysbus 0x70001000
5   clockFrequency: 66000000
6
7 cpu: CPU.RiscV32 @ sysbus
8   cpuType: "rv32g"
9   privilegeArchitecture: PrivilegeArchitecture.Priv1_09
10  clint: clint
11
12 clint: IRQControllers.CoreLevelInterruptor @ sysbus 0x44000000
13   frequency: 66000000
14   [0, 1] -> cpu@[3, 7]
15
16 timer0: Timers.MiV_CoreTimer @ sysbus 0x70003000
17   clockFrequency: 66000000
18
19

```

Debugging Adding Peripherals

workspace.examples - Renode/platforms/boards/miv-board.repl - Microsemi SoftConsole v6.0.116

File Edit Source Refactor Navigate Search Project Git Run Window Help

Project Explorer

- Renode
 - bin
 - licenses
 - platforms
 - boards
 - silabs
 - arduino_101-shield.repl
 - colibri-vf61.repl
 - mars_zx3-externals.repl
 - mars_zx3.repl
 - miv-board_repl
 - miv-board-additional-
 - miv-board.repl
 - quark_c1000-cc2520.re
 - stm32f4_discovery-adr
 - stm32f4_discovery-bb-
 - stm32f4_discovery-kit-
 - stm32f4_discovery.repl
 - stm32f7_discovery-bb-
 - tegra_externals.repl
 - tegra2.repl
 - tegra3.repl
 - versatile.repl
 - vexpress-externals.repl
 - vexpress.repl
 - zedboard-externals.rej
 - zedboard.repl
 - cpus
 - silabs
 - a20.repl
 - at91rm9200.repl
 - cc2538.repl
 - i386.repl
 - litex_vexriscv.repl
 - miv.repl

```

1 ddr: Memory.MappedMemory @ sysbus 0x80000000
2   size: 0x40000000
3
4 uart: UART.MiV_CoreUART @ sysbus 0x70001000
5   clockFrequency: 66000000
6
7 cpu: CPU.RiscV32 @ sysbus
8   cpuType: "rv32g"
9   privilegeArchitecture: PrivilegeArchitecture.Priv1_09
10  clint: clint
11
12 clint: IRQControllers.CoreLevelInterruptor @ sysbus 0x44000000
13   frequency: 66000000
14   [0, 1] -> cpu@[3, 7]
15
16 timer0: Timers.MiV_CoreTimer @ sysbus 0x70003000
17   clockFrequency: 66000000
  
```

```

1 using "platforms/cpus/miv.repl"
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
  
```

Renode

RENODE™

Renode, version 1.6.0.30082 (3b6a18a4-201811221641)

(monitor) i \$CWD/./scripts/single-node/miv-basic.resc

Available peripherals:

```

sysbus (SystemBus)
├── clint (CoreLevelInterruptor)
│   └── <0x44000000, 0x4400FFFF>
├── cpu (RiscV32)
│   └── Slot: 0
├── ddr (MappedMemory)
│   └── <0x80000000, 0x83FFFFFF>
├── timer0 (MiV_CoreTimer)
│   └── <0x70003000, 0x7000301B>
└── uart (MiV_CoreUART)
    └── <0x70001000, 0x70001017>
(Mi-V) █
  
```

Debugging Adding Peripherals

workspace.examples - Renode/platforms/boards/miv-board.repl - Microsemi SoftConsole v6.0.0.116

File Edit Source Refactor Navigate Search Project Git Run Window Help

Project Explorer

- Renode
 - bin
 - licenses
 - platforms
 - boards
 - silabs
 - arduino_101-shield.repl
 - colibri-vf61.repl
 - mars_zx3-externals.repl
 - mars_zx3.repl
 - miv-board.repl
 - miv-board-additional-uart.repl
 - miv-board.repl
 - quark_c1000-cc2520.repl
 - stm32f4_discovery-additional_gp.repl
 - stm32f4_discovery-bb.repl
 - stm32f4_discovery-kit.repl
 - stm32f4_discovery.repl
 - stm32f7_discovery-bb.repl
 - tegra_externals.repl
 - tegra2.repl
 - tegra3.repl
 - versatile.repl
 - vexpress-externals.repl
 - vexpress.repl
 - zedboard-externals.repl
 - zedboard.repl
 - cpus
 - silabs
 - a20.repl
 - at91rm9200.repl
 - cc2538.repl
 - i386.repl
 - litex_vexriscv.repl
 - miv.repl
 - mpc5567.repl

```

miv.repl
1 ddr: Memory.MappedMemory @ sysbus 0x80000000
2   size: 0x4000000
3
4 uart: UART.MiV_CoreUART @ sysbus 0x70001000
5   clockFrequency: 66000000
6
7 cpu: CPU.RiscV32 @ sysbus
8   cpuType: "rv32g"
9   privilegeArchitecture: PrivilegeArchitecture.Priv1_09
10  clint: clint
11
12 clint: IRQControllers.CoreLevelInterruptor @ sysbus 0x44000000
13   frequency: 66000000
14   [0, 1] -> cpu@[3, 7]
15
16 gpioOutputs: GPIOPort.MiV_CoreGPIO @ sysbus 0x70005000
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
  
```

```

miv-board.repl
1 using "platforms/cpus/miv.repl"
2
3 gpioOutputs:
4   0 -> led0@0
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
  
```

Renode

RENODE™
Renode, version 1.6.0.30082 (3b6a18a4-201811221641)

```


(mon) i $CWD/./scripts/single-node/miv-basic.resc
There was an error executing command 'machine LoadPlatformDescription C:\Microsemi\SoftConsole_v6.0.0.0.0\renode\platforms\boards\miv-board.repl'
Error E11: Irq destination 'led0' does not exist.
At C:\Microsemi\SoftConsole_v6.0.0.0.0\renode\platforms\boards\miv-board.repl 1:4:10:
  0 -> led0@0
  ****
(Mi-V)
  
```

Debugging Adding Peripherals

1. There was an error executing command 'machine LoadPlatformDescription C:\Microsemi\SoftConsole_v6.0.0.0.0\renode\platforms\boards\miv-board.repl'
2. **Error E11: Irq destination 'led0' does not exist.**
 1. **At C:\Microsemi\SoftConsole_v6.0.0.0.0\renode\platforms\boards\miv-board.repl:4:10:**
 2. **0 -> led0@0**
 3. **^^^**

SC workspace.examples - Renode/platforms/boards/miv-board_repl - Microsemi SoftConsole v6.0.0.116

File Edit Source Refactor Navigate Search Project Git Run Window Help



```
1 using "platforms/cpus/miv.repl"
2
3 gpioOutputs:
4   0 -> led0@0
5
6
7
8
9
10
11
12
13
14
15
16
17
```

```
1 using "platforms/cpus/miv.repl"
2
3 gpioOutputs:
4   0 -> led0@0
5
6 led0: Miscellaneous.LED @ gpioOutputs 0
7   invert: true
8
9
10
11
12
13
14
15
16
17
```

Debugging Adding Peripherals

workspace.examples - Renode/platforms/cpus/miv.repl - Microsemi SoftConsole v6.0.0.116

File Edit Source Refactor Navigate Search Project Git Run Window Help

Project Explorer

- Renode
 - bin
 - licenses
 - platforms
 - boards
 - silabs
 - arduino_101-shield.repl
 - colibri-vf61.repl
 - mars_zx3-externals.repl
 - mars_zx3.repl
 - miv-board_repl
 - miv-board-additional-uart.repl
 - miv-board.repl
 - quark_c1000-cc2520.repl
 - stm32f4_discovery-additional_gp
 - stm32f4_discovery-bb.repl
 - stm32f4_discovery-kit.repl
 - stm32f4_discovery.repl
 - stm32f7_discovery-bb.repl
 - tegra_externals.repl
 - tegra2.repl
 - tegra3.repl
 - versatile.repl
 - vexpress-externals.repl
 - vexpress.repl
 - zedboard-externals.repl
 - zedboard.repl
 - cpus
 - silabs
 - a20.repl
 - at91rm9200.repl
 - cc2538.repl
 - i386.repl
 - litex_vexriscv.repl
 - miv.repl
 - mpc5567.repl

```

1 ddr: Memory.MappedMemory @ sysbus 0x80000000
2   size: 0x40000000
3
4 uart: UART.MiV_CoreUART @ sysbus 0x70001000
5   clockFrequency: 66000000
6
7 cpu: CPU.RiscV32 @ sysbus
8   cpuType: "rv32g"
9   privilegeArchitecture: PrivilegeArchitecture.Priv1_09
10  clint: clint
11
12 clint: IRQControllers.CoreLevelInterruptor @ sysbus 0x44000000
13   frequency: 66000000
14   [0, 1] -> cpu@[3, 7]
15
16 gpioOutputs: GPIOPort.MiV_CoreGPIO @ sysbus 0x70005000
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
  
```

```

1 using "platforms/cpus/miv.repl"
2
3 gpioOutputs:
4   0 -> led0@0
5
6 led0: Miscellaneous.LED @ gpioOutputs 0
7   invert: true
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
  
```

Renode

RENODE™

Renode, version 1.6.0.30082 (3b6a18a4-201811221641)

(monitor) i \$CWD/./scripts/single-node/miv-basic.resc
Available peripherals:

```

sysbus (SystemBus)
├── clint (CoreLevelInterruptor)
│   ├── <0x44000000, 0x4400FFFF>
│   └──
├── cpu (RiscV32)
│   └── Slot: 0
├── ddr (MappedMemory)
│   └── <0x80000000, 0x83FFFFFF>
├── gpioOutputs (MiV_CoreGPIO)
│   ├── <0x70005000, 0x700050A3>
│   └── led0 (LED)
│       └── Address: 0
└── uart (MiV_CoreUART)
    └── <0x70001000, 0x7000107>
  
```

(Mi-V)



First Thursdays

May 2 - Webinar 1: Discover Renode for PolarFire® SoC Design and Debug

June 6 - Webinar 2: How to Get Started with Renode for PolarFire SoC

July 4 - Webinar 3: Learn to Debug a Bare-Metal PolarFire SoC Application with Renode

Aug. 1 - Webinar 4: Tips and Tricks for Even Easier PolarFire SoC Debug with Renode

Sept. 5 - Webinar 5: Add and Debug PolarFire SoC Peripherals with Renode

Oct. 3 - Webinar 6: Add and Debug and Pre-Existing Peripheral in PolarFire SoC

Nov. 7 - Webinar 7: How to write custom models – filters, offloading, acceleration etc

Dec. 5 - Webinar 8: Handling Binaries

Contd.

Second Thursdays

Jan. 9 - Webinar 9: Run Linux on Renode (PolarFire SoC Model as a Quad-core SMP) – this is not a Linux / Buildroot tutorial

Feb. 13 - Webinar 10: Build applications for Linux on PolarFire SoC

Mar. 12 - Webinar 11: Introduction to PolarFire SoC MSS Configuration and Software Flow

Apr. 9 - Webinar 12: Two baremetal Applications on PolarFire SoC

May 14 - Webinar 13: Linux + Real-Time (AMP Mode) on PolarFire SoC



MICROCHIP

Thank You

