



PolarFire® FPGA and PolarFire SoC FPGA Power Estimator User Guide

Introduction

Early power estimation helps designers define the design architecture within the power budget by applying suitable power saving strategies. It also helps board designers make informed decisions about the power supplies and heat sink to be used for the application. Microchip Power Estimator (MPE) is a spreadsheet-based tool that enables designers to estimate the power consumption of PolarFire® FPGAs and PolarFire SoC FPGAs from design concept to design implementation. It provides thermal analysis, as well as information about the contribution of various factors in the total power consumption of PolarFire FPGA and PolarFire SoC FPGAs. Operating frequencies, device resources, clock resources, toggle rates, and other parameters enter into the Power Estimator tool. These parameters are then combined with pre-determined power models based on simulation and characterized device data to estimate the power consumption.

Table of Contents

Introduction.....	1
1. Getting Started with Power Estimator.....	3
1.1. System Requirements.....	3
1.2. Downloading Power Estimator and Enabling Macros.....	4
1.3. Input Requirements.....	4
2. Using the Power Estimator Workbook.....	5
2.1. Power Estimator User Interface.....	5
2.2. Recommended Flow.....	16
2.3. Providing Inputs for Power Estimation.....	17
2.4. Viewing and Analyzing Power Estimator Results.....	30
3. Appendix 1: Using Power Estimator in Batch Mode.....	33
4. Appendix 2: Additional Documentation.....	36
5. Revision History.....	37
Microchip FPGA Support.....	38
Microchip Information.....	38
The Microchip Website.....	38
Product Change Notification Service.....	38
Customer Support.....	38
Microchip Devices Code Protection Feature.....	38
Legal Notice.....	39
Trademarks.....	39
Quality Management System.....	40
Worldwide Sales and Service.....	41



Important: Power Estimator does not support the Linux® operating system. OpenOffice spreadsheets or similar Google sheets are not supported.

1.2 Downloading Power Estimator and Enabling Macros

Power Estimator for PolarFire SoC can be downloaded using the following link:

[Power Estimator download link](#)

The Power Estimator workbook has several built-in macros. By default, the macro security level in Microsoft Excel is set to high, which automatically disables macros.

To allow macro execution (required for the Power Estimator to function properly), open the Power Estimator workbook and perform the following steps:

In Microsoft Excel 2010 and 2013:

1. Click **File > Options**.
2. Click **Trust Center** in the left pane, and then click **Trust Center Settings**.
3. Click **Macro Settings** in the left pane, and select **Enable all macros**.
4. Click **OK**.

In Microsoft Excel 2007:

1. Click the Office button, and click **Excel Options**.
2. Click **Trust Center** in the left pane, and then click **Trust Center Settings**.
3. Click **Macro Settings** in the left pane, and select **Enable all macros**.
4. Click **OK**.

In Microsoft Excel 2003:

1. Click **Tools > Macro > Security**.
2. Click **Security Level**, and select **Medium**.
3. Click **OK**.

After performing these steps, close the Power Estimator workbook and reopen it. In the security notification that appears at the top, click **Enable this content** or **Enable Macros** (as applicable) to start using the workbook.

1.3 Input Requirements

Power consumption of an FPGA depends largely on the number of logic elements in the FPGA fabric. The following details must be as close as possible to the actual design for reasonably accurate power estimation:

- Device, package, and operating conditions
- Number of flip-flops, LUTs, LSRAM blocks, μ SRAM blocks, math blocks, and I/Os
- High-Speed Serial (HSS) interface and Double Data Rate (DDR) interface details
- System clock and clock domain information
- Logic and I/O toggle rates
- Enable and write rates of the RAM

2. Using the Power Estimator Workbook

This section describes how to provide inputs for power estimation and view the power estimation results for the FPGA as a whole, as well as for individual features of the FPGA. It also provides a recommended flow for using Power Estimator.

2.1 Power Estimator User Interface

The Power Estimator workbook has a Summary worksheet, which provides a at-a-glance view of the power estimation, and feature-specific worksheets that provide more detailed information about specific design resources. All the cells in the workbook are color coded to indicate their edit ability and the type of data they contain. The toolbar available in the Summary worksheet of the Power Estimator has simple GUI buttons to import and reset data, initialize power estimation, capture snapshots of Power Estimator data, and manage design IP.

2.1.1 Color Coding

To input the data required for power estimation and interpret the results of the Power Estimator, it is important to understand the color codes used in the Power Estimator workbook. The workbook has several worksheets, and the cells in each worksheet are color coded to simplify data entry and review.

The following table lists the color codes used in the workbook.

Table 2-1. Power Estimator Color Codes

Cell Color	Description
White	Editable field where data can be entered. Editable fields in the Settings section are mandatory.
Gray	Non-editable, description field.
Light Gray	Field not applicable because of selections made in other, related fields.
Green	Read-only, computed, summary value.
Light green	Read-only, computed, individual value.
Red	Input error. Details of the error can be found in the Errors section of the Summary worksheet.

2.1.2 Power Estimator Worksheets

The following worksheets are available in the Power Estimator workbook:

- **Summary:** This is the first worksheet in the workbook. It allows you to input the device settings, modes and scenarios, and power rail details. It displays total power, as well as power breakdown by rails and resources. It also displays any errors that might exist in the data entered in any of the worksheets.
- **Graphs:** This worksheet displays a graphical representation of static current and on-chip power. It allows you to easily analyze power using graphs.
- **Snapshot:** This worksheet displays power consumption data captured at various points in time for future reference. A maximum of 10 snapshots can be saved. For more information, see [2.1.3.4. Create Snapshot](#).
- **Current Breakdown:** This worksheet displays current support provided by: Functional Static Current (A), Inrush Current (A), Programming Current (A), and Zeroization Current (A).
- **Feature-Specific Worksheets:** These worksheets contain power and utilization data for specific device features such as Math Block, clocks, logic, LSRAM, μ SRAM, transceivers, I/Os, PLLs, DLLs, and security blocks.
- **MSS and MDDR Power Worksheet:** The MSS feature applies only to the PolarFire SoC and not PolarFire FPGA. The worksheet displays power of RISC-V, Fabric, and I/O interfaces, and user crypto of MSS and MDDR block based on its configurations when MSS configurator is enabled.
- **User:** This is a blank worksheet where any calculations can be performed and notes entered.
- **Release:** This worksheet contains release notes for all the versions of Power Estimator, starting with the most current release.

2.1.3 MPE Toolbar

The MPE toolbar at the top of the Summary worksheet provides options for quick import and entry of resource and IP data and allows you to optionally enter a project name.

Figure 2-1. MPE Toolbar




The following sections describe each of the MPE toolbar option.

2.1.3.1 Import


The Import button opens the Importing Data Into MPE dialog box, which allows you to select an existing Power Estimator worksheet or a worksheet exported from Libero – SmartPower and import data from it. Or click **Tools > Export Report for MPE** to export the Power Estimator worksheet from SmartPower, as shown in the following figure.

Figure 2-2. Exporting Power Estimator Worksheet from SmartPower



You can either choose to import all data or import specific data using the check boxes available under **Advance Options**, as shown in the following figure.

Figure 2-3. Import Data Into MPE Dialog Box



2.1.3.2 Initialize Power Estimator

The Initialize Power Estimator button opens the Initialize Power Estimator dialog box, where basic design data such as system clock frequency, number of design resources, I/O technology, and toggle rate can be entered for quick and easy power estimation. For more information, see [2.3.4. Initializing Power Estimation](#).


2.1.3.3 Manage IP

The Manage IP button opens the MPE IP Manager dialog box, which allows you to add and delete any IP used in the design to the Power Estimator input data. Based on the details entered, values are automatically populated in the various feature-specific tabs, and the Power Estimator results are updated to include the resources consumed by the IP. The IP Manager dialog box consists of the following tabs:

- **Create IP:** creates memory and transceiver interface IP
- **Manage IP:** deletes the previously created IP

The following figure shows the MPE IP Manager dialog box.

Figure 2-4. MPE IP Manager Dialog Box



Using the Create IP tab, you can create three types of IP: memory interface, transceiver interface, and block memory configuration (as shown in the preceding figure). The following figures show the MPE Memory Interface Configuration, MPE Transceiver Interface Configuration, and MPE block memory configuration windows that open when you select **Memory Interface**, **Transceiver Interface**, and **Block Memory** configuration, respectively, in the IP catalog and click **Create**.

Figure 2-5. MPE Memory Interface Configuration Dialog Box





Figure 2-6. MPE Transceiver Interface Configuration Dialog Box




The dialog box is titled "MPE Transceiver Interface Configuration" and features a close button (X) in the top right corner. It contains a section labeled "Add Transceiver" with the following fields:

Field	Field
Protocol Preset	TX Data rate (Gbps)
Operation Mode	RX Data rate (Gbps)
PLL Used	Lanes
PCS Mode	Tx Amplitude (mv)
Hard PCIe	PCS Width
Module Name:	

At the bottom of the dialog box are two buttons: "Create" and "Close".

Figure 2-7. MPE Block Memory Configuration—LSRAM



The dialog box is titled "MPE Memory Configuration" and features a close button (X) in the top right corner. It has two tabs: "LSRAM Memory" (selected) and "uSRAM Memory". The "Add LSRAM" section contains the following fields:

Field	Field
Operation Mode	Output Toggle Rate
Optimize Mode	
PORT - A	
Depth	Depth
Width	Width
Clock Freq	Clock Freq
Write Rate	Write Rate
Enable Rate	Enable Rate
PORT - B	
Depth	Depth
Width	Width
Clock Freq	Clock Freq
Write Rate	Write Rate
Enable Rate	Enable Rate
Module Name:	

At the bottom of the dialog box are two buttons: "Create" and "Close".

Figure 2-8. MPE Block Memory Configuration— μ SRAM

The screenshot shows the 'MPE Memory Configuration' dialog box with the 'uSRAM Memory' tab selected. The 'Add uSRAM' section contains the following settings:

- Optimize Mode:** High Speed mode (dropdown)
- Output Toggle Rate:** 50 %
- Use Registers:** No (dropdown)

Below these are two sections for port configurations:

- Write - Port:**
 - Depth: []
 - Width: []
 - Clock Freq: [] MHz
 - Enable Rate: 12.5 %
- Read - Port:**
 - Depth: []
 - Width: []
 - Clock Freq: [] MHz
 - Enable Rate: 12.5 %

At the bottom, there is a 'Module Name' text field and 'Create' and 'Close' buttons.

The following table lists the parameters required for creating an IP using the MPE IP Manager.

Table 2-2. Parameters Required for Creating IP

IP	Parameter	Description
Memory Interface	Type	DDR memory type. Available options are DDR3, LPDDR3, QDR, and DDR4.
	Width	Memory interface width. Available options are 8, 16, 32, and 64 bits for DDR3 and DDR4; 16 and 32 bits for LPDDR3; 9, 18, and 36 bits for QDR.
	ODT	Input On-Die Termination (ODT) impedance in ohms.
	AXI Type	AXI interface type. Available options are AXI3 and AXI4.
	ECC	Enable Correction Code (ECC) status. Select or deselect the check box to indicate whether ECC is enabled.
	AXI Width	AXI interface width. Automatically selected based on the memory width.
	Memory Clock Freq (MHz)	Memory clock frequency.
	User Logic Clock Rate	User logic clock rate. The Quad option is automatically selected.
	User Clock Freq (MHz)	User clock frequency. Automatically populated based on other memory parameters.
	Module Name	Name of the memory interface module.
	QDR Address Width	Address width of QDR memory. Available options are 18, 19, 20, and 21.
	Module Name	Name of the MPE Memory interface module.

.....continued


IP	Parameter	Description
Transceiver Interface	Protocol Preset	Protocol to interface the fabric with the transceiver. Based on the selection, other fields such as PLL used, data rate, CTLE drive, PCS mode, PCS width, and hard PCIe are automatically populated (they can be manually changed by selecting from the available options, if necessary). Available options are: – PCIe Gen1 – PCIe Gen2 – 10GBase-KR – SGMII
	Operation Mode	Hardware configuration mode used for the transceiver block. Available options are duplex, transmitter, and receiver.
	PLL Used	PLL that provides the clock for the transceiver block.
	PCS Mode	PCS interface mode that connects the transceiver PMA to the FPGA Fabric, and provides data, control, and status signaling to the Fabric IP. Available options are: – PMA – 8b/10b – PIPE – 64b/66b – 64b/67b
	Hard PCIe	Hard PCIe usage status. Choose Yes if hard PCIe is used for the transceiver block. Choose No if soft PCIe is used. Applies to PCIe Gen1 and Gen2 protocols only.
	TX Data rate (Gbps)	Rate of operation of the transceiver. Supported range is 0.5 Gbps to 12.7 Gbps.
	RX Data rate (Gbps)	Rate of operation of the receiver. Supported range is 0.5 Gbps to 12.7 Gbps.
	Lanes	Number of transceiver lanes in the transceiver block.
	Tx Amplitude (mv)	Transmit (TX) driver's differential swing amplitude.
	PCS Width	PCS width. Automatically selected based on the PCS mode (protocol preset). If the protocol supports multiple widths, the desired width can be manually selected.
	Module Name	Name of the transceiver interface module.

.....continued

IP	Parameter	Description
Block memory configuration: LSRAM	Operation Mode	Select the operating mode of LSRAM—Dual Port mode or Two Port mode.
	Optimize Mode	Select the optimize mode of LSRAM—Low power or High speed.
	Output Toggle Rate	Enter the average percentage of time the clock enable is active regardless of the activity on RAM data and address inputs.
	Depth	Enter the depth of LSRAM required for A and B ports of the block memory.
	Width	Enter the width of LSRAM required for A and B ports of the block memory.
	Clock Freq	Enter the clock frequency for A and B ports of the block memory.
	Write Rate	Enter the percentage of time for A and B ports, which are used for write operations. It implies that the time not used for write operations is used for read operations.
	Enable Rate	Enter the average percentage of time for ports A and B enable.
	Module Name	Name of the block memory
Block memory configuration: USRAM	Optimize Mode	Select the optimize mode of USRAM—Low power or High speed.
	Output Toggle Rate	Enter the average percentage of time the clock enable is active regardless of the activity on RAM data and address inputs.
	Use Registers	Choose Yes if you want to implement μ SRAMs as registers. Else choose No .
	Depth	Enter the depth of μ SRAM required for write and read ports.
	Width	Enter the width of μ SRAM required for write and read ports.
	Clock Freq	Enter the clock frequency for write and read ports.
	Enable Rate	Enter the percentage of time, the write and read ports are enabled.
	Module Name	Name of the block memory.

After creating an IP, the IP module is listed on the Manage IP tab, as shown in the following figure.

Figure 2-9. MPE IP Manager IP Modules List



To delete an IP, select the IP, and click **Delete**.

2.1.3.4 Create Snapshot

The Create Snapshot button captures a snapshot of the current power estimation data and saves it for future reference. The saved data appears in the Snapshot worksheet, as shown in the following figure. A maximum of 10 snapshots can be saved in Power Estimator. If this number is exceeded, a message is displayed asking you to delete a worksheet before saving another snapshot.

Figure 2-10. Snapshot Worksheet

Create Snapshot	Restore	delete	Restore	delete	Restore	delete
Snapshot Name	Snapshot 1		Snapshot 2		Snapshot 3	
Summary						
Total Power (W)	0.057		0.057		0.057	
→ Device Static (W)	0.057		0.057		0.057	
→ Core Dynamic (W)	0.000		0.000		0.000	
→ IO (W)	0.000		0.000		0.000	
→ Transceiver (W)	0.000		0.000		0.000	
Junction Temperature T _j (°C)	25.00		25.00		25.00	
Effective Theta JA (°C/W)	N/A		N/A		N/A	
Thermal Margin	Maximum T _a (°C)		N/A		N/A	
	Maximum Power (W)		N/A		N/A	
General						
Family	PolarFire		PolarFire		PolarFire	
Device	MPF200TLS		MPF200TLS		MPF200TLS	
Package	FCSG325		FCSG325		FCSG325	
Range	Extended		Extended		Extended	
Thermal Inputs						
Calculation mode	User Entered T _j		User Entered T _j		User Entered T _j	
Junction/Ambient Temperature	25.00		25.00		25.00	
Theta JA	N/A		N/A		N/A	
Effective eJA	N/A		N/A		N/A	
Power Breakdown						
Device Static	78%	0.045	78%	0.045	78%	0.045
Other Rail Static	22%	0.013	22%	0.013	22%	0.013
Core Dynamic	Clock	0%	0.000	0%	0.000	0%
	Logic	0%	0.000	0%	0.000	0%
	Math Block	0%	0.000	0%	0.000	0%
	RAMs	0%	0.000	0%	0.000	0%
	PLL	0%	0.000	0%	0.000	0%
	DLL	0%	0.000	0%	0.000	0%
	Crypto	0%	0.000	0%	0.000	0%
IO	Switching	0%	0.000	0%	0.000	0%
	DC	0%	0.000	0%	0.000	0%
Transceiver	0%	0.000	0%	0.000	0%	0.000
MSS & MDDR	0%	0.000	0%	0.000	0%	0.000
Rail Breakdown						
VDD	1.000	0.045	1.000	0.045	1.000	0.045
VDD18	1.800	0.000	1.800	0.000	1.800	0.000
VDDAUX	3.300	0.000	3.300	0.000	3.300	0.000
VDDI1.1	1.100	0.000	1.100	0.000	1.100	0.000
VDDI1.2	1.200	0.000	1.200	0.000	1.200	0.000
VDDI1.35	1.350	0.000	1.350	0.000	1.350	0.000
VDDI1.5	1.500	0.000	1.500	0.000	1.500	0.000
VDDI1.8	1.800	0.000	1.800	0.000	1.800	0.000
VDDI2.5	2.500	0.000	2.500	0.000	2.500	0.000
VDDI3.3	3.300	0.000	3.300	0.000	3.300	0.000
XCVR_VDD_CLK	3.300	0.000	3.300	0.000	3.300	0.000
VDD25	2.500	0.005	2.500	0.005	2.500	0.005
VDDA	1.000	0.000	1.000	0.000	1.000	0.000
VDDA25	2.500	0.000	2.500	0.000	2.500	0.000

To delete a snapshot that is no longer required, click the **Delete** button corresponding to the snapshot you want to delete. To restore the current Power Estimator data to that associated with a specific snapshot, click the **Restore** button corresponding to the snapshot.

2.1.3.5 Reset to Defaults

The Reset to Defaults button opens a window with the following options to reset the data in the Power Estimator workbook to default values:

- **Reset Data:** Resets the data in feature-specific worksheets only.
- **Reset all settings:** Resets the data in the Summary worksheet and the feature-specific worksheets.
- **Reset all settings and snapshots:** Resets all the data in the workbook, including the Summary and Snapshot worksheets.




Important: You can also reset the existing data (from feature-specific worksheets only) using the Initialize Power Estimator dialog box. For more information, see [2.3.4. Initializing Power Estimation](#).

2.1.3.6 Export Report

The Export Report button opens a window with the following options to export the power estimator data in a text file. Select the report type, click **Browse** and navigate to the location to save the project, and then click **Export**.

- Power Summary
- Power Breakdown
- Rail Breakdown
- Resource Utilization
- Thermal Summary

Figure 2-11. Export Report



2.1.3.7 Powering FPGA

When you click **Powering FPGA** icon as highlighted in the following figure, you are directed to the [Powering FPGAs](#) page. This page provides information about building flexible and powerful FPGA-based systems and optimize system power performance using power management solutions.

Figure 2-12. Powering FPGA



2.2 Recommended Flow

The following is the sequence of steps recommended for estimating power using Power Estimator:

1. **Settings:** Select the basic settings, that is, the device, package, temperature grade, operating conditions, and thermal inputs. For more information, see [2.3.1. Configuring Basic Settings](#).
2. **Modes and scenarios (optional):** Enter the percentage of the device operational time in various modes, for example, 50% in active mode. For more information, see [2.3.2. Selecting Modes and Scenarios](#).

3. **Initialization:** Click the Initialize Power Estimator button in the MPE toolbar, and enter the design-specific data to initialize power estimation. For more information, see [2.3.4. Initializing Power Estimation](#).
4. **Power Estimation Results:** View the values populated in the Summary worksheet and the feature-specific worksheets. For more information, see [2.4. Viewing and Analyzing Power Estimator Results](#).



Important: If the design uses multiple modules, after selecting parameters in the Initiate Power Estimation dialog box, enter the details of additional modules in the appropriate feature-specific worksheets for accurate power estimation. For more information, see [2.3.5. Entering Feature-Specific Data](#).

2.3 Providing Inputs for Power Estimation

This section describes how to provide general and thermal inputs, select modes and scenarios, and initialize power estimation.

2.3.1 Configuring Basic Settings

The first step for estimating power is to enter the design settings in the Summary worksheet of the Power Estimator workbook. The settings are classified into general settings and thermal inputs.

The following table lists each of the settings.

Table 2-3. General Settings and Thermal Inputs

Setting	Description
General Settings	
Family	Device family. PolarFire, PolarFire SoC, and RT PolarFire. This is automatically selected as PolarFire.
Device	For PolarFire SoC family, the device part number options available are: MPFS025, MPFS025T, MPFS025TL, MPFS025TS, MPFS025TLS, MPFS095T, MPFS095TL, MPFS095TS, MPFS095TLS, MPFS160T, MPFS160TL, MPFS160TS, MPFS160TLS, MPFS250T, MPFS250TS, MPFS460T, MPFS460TS, MPFS460TL, and MPFS460TLS. For PolarFire family, the device part number options available are: MPF050T, MPF050TS, MPF050TL, MPF050TLS, MPF100T, MPF100TS, MPF100TL, MPF100TLS, MPF200T, MPF200TS, MPF200TL, MPF200TLS, MPF300T, MPF300TS, MPF300TL, MPF300TLS, MPF300XT, MPF500T, MPF500TS, MPF500TL, MPF500TLS, RTPF500T, RTPF500TS, RTPF500TL, and RTPF500TLS.
Package	Device package. Available options vary per device.
Range	Product grade. Select Industrial for industrial applications (-40°C to 100°C temperature range) and Extended for other applications (0°C to 100°C temperature range). MIL Range is also supported. MPF200TS (FCS325), MPF300TS (FC484), MPF300TS (FCV484), MPF300TS (FCS536), MPF500TS (FC784), and MPF500TS (FC1152) TGrade2 range is supported by PolarFire (-40°C to 125°C temperature range).
Core Voltage	Core voltage used for the design. PolarFire and PolarFire SoC devices support 1.0V and 1.05V core voltage.
Process	Manufacturing process variations for the design. Available options are: Typical: Uses the average power dissipation factor of the resources used in the design. Maximum: Uses the highest power dissipation factor from the resources used in the design.

.....continued	
Setting	Description
Speed Grade	Speed grade used in the design. Available options are: STD and -1. The speed grade has a significant impact on the quiescent current for some devices. Specifying a speed grade helps estimate quiescent current more accurately.
Data State	<p>Readiness level of the data entered as inputs. Available options are:</p> <p>Advance: Initial, estimated data based on simulation, other products, and speed grades. Cannot be used for production.</p> <p>Preliminary: Data based on simulation and/or initial characterization. Information is likely to be correct, but changes are possible.</p> <p>Production: Data considered to be final. In this data state, Microchip recommend using SmartPower for Libero SoC instead of Power Estimator.</p>
Thermal Inputs	
Calculation mode	<p>The method of calculation of junction temperature. Available options are:</p> <p>User Entered Tj: Allows you to specify the junction temperature.</p> <p>Estimated Tj: Calculates junction temperature based on user-specified thermal inputs that are enabled when this option is selected.</p>
Junction Temperature Tj (°C)	User-specified junction temperature of the device. Applicable only if User Entered Tj is selected as the calculation mode.
Ambient Temperature Ta (°C)	<p>The temperature of the air surrounding the device. Applicable only if Estimated Tj is selected as the calculation mode.</p> <p>Calculates junction temperature based on power dissipation and either thermal resistance or effective θ_{JA}, depending on the option selected for Theta JA.</p>
Theta JA	<p>Applicable only if Estimated Tj is selected as the calculation mode. Available options are:</p> <p>Custom Theta JA: Allows a custom effective Theta JA to be entered.</p> <p>Estimated Theta JA (for future release): Enables the Heat Sink, Air Flow, Custom θ_{SA} (°C/W), and Board Thermal Model fields and estimates the effective Theta JA based on the values entered.</p>
Effective θ_{JA} (°C/W)	<p>Effective thermal resistance calculated based on user-specified device, package, air flow, heat sink, and board model inputs, and pre-determined characterization and simulation data. Applicable only if Estimated Tj is selected as the calculation mode.</p> <p>In conditions not covered by the available options or where extensive thermal remodeling is done, a custom value can be entered by selecting Custom Theta JA in the Theta JA field.</p>
Heat Sink	Heat sink selection from standard profiles based on device package and air flow. To enter a custom value, select the Custom option.
Air Flow (for future release)	<p>Ambient air flow in meters per second (m/s), which, when increased, reduces the junction temperature, and when reduced, increases the junction temperature.</p> <p>Applicable only if both Estimated TJ and Estimated Theta JA are selected.</p> <p>Available options are Still Air (meaning no air flow), 1.0 m/s, and 2.5 m/s.</p>
Custom θ_{SA} (°C/W) (for future release)	User-specified heat sink-to-ambient thermal resistance. Applicable only if both Estimated TJ and Estimated Theta JA are selected. To enter a custom value, select the Custom option in the Heat Sink field.

.....continued

Setting	Description
Board Thermal Model (for future release)	<p>The thermal model of the board. Applicable only if both Estimated TJ and Estimated Theta JA are selected. Available options are:</p> <p>None: Assumes that no heat is dissipated through the board.</p> <p>JEDEC (2s2p): Assumes that the board has characteristics of the JEDEC 2s2p test board specified in the JESD51-9 standard.</p>

The following figure shows the General Settings and Thermal Inputs sections of Power Estimator.

Figure 2-13. General Settings and Thermal Inputs

Settings

General	
Family	PolarFire
Device	MPF200TLS
Package	FCSG325
Range	Extended
Core Voltage	1.0 V
Process	Typical
Speed Grade	STD
Data State	Production

Thermal Inputs	
Calculation mode	User Entered Tj
Junction Temperature Tj (°C)	25.00
Theta JA	
Effective Θ_{JA} (°C/W)	
Heat Sink	
Air Flow	
Custom Θ_{SA} (°C/W)	
Board Thermal Model	

2.3.2 Selecting Modes and Scenarios

Power Estimator allows you to optionally specify the percentage of time the device spends in active and static modes and uses this information to calculate the power consumption in the specified scenario.

Based on the values entered in the % Time in Mode column, the following values are calculated for each mode:

- **Power in Mode (W):** Shows the power consumed in the mode assuming 100% of the time is spent in the same mode.

- **Power in Scenario (W):** Shows the power consumed in the mode taking into account the percentage of time specified for that mode.

Note: If the percentage across modes exceeds 100, an error is displayed.

The following figure shows the Modes and Scenarios section of Power Estimator.

Figure 2-14. Modes and Scenarios

Modes and Scenarios			
Low Power Mode Scenario			
Mode	% Time in Mode	Power in Mode (W)	Power in scenario (W)
Active	100.00%	0.057	0.057
Static	0.00%	0.057	0.000
		Scenario Power	0.057

2.3.3 Entering Rail Voltages

Depending on the device, package, and design resources used, Power Estimator automatically populates the voltages for applicable power supplies in the Power by Rail section of the Summary worksheet. You can manually change the voltage values (within acceptable ranges) to calculate the power supply at different voltages. Based on the voltage entered for each supply, the current requirement (Current (A)) and the estimated power consumption (Power (W)) of the supply are automatically calculated, as shown in the following figure.

Figure 2-15. Power by Rail Section

Power by Rails			
Rail Breakdown			
Rail Name	Current (A)	Voltage (V)	Power (W)
VDD	0.045	1.000	0.045
VDD18	0.000	1.800	0.000
VDDAUX	0.000	3.300	0.000
VDDI 1.1	0.000	1.100	0.000
VDDI 1.2	0.000	1.200	0.000
VDDI 1.35	0.000	1.350	0.000
VDDI 1.5	0.000	1.500	0.000
VDDI 1.8	0.000	1.800	0.000
VDDI 2.5	0.000	2.500	0.000
VDDI 3.3	0.000	3.300	0.000
XCVR_VDD_CLK	0.000	3.300	0.000
VDD25	0.005	2.500	0.013
VDDA	0.000	1.000	0.000
VDDA25	0.000	2.500	0.000

2.3.4 Initializing Power Estimation

After entering the settings, click the Initialize Power Estimator button on the MPE toolbar, and enter applicable design-specific values in the Initialize Power Estimator dialog box. Based on the inputs provided in the dialog box, design data is automatically populated in the feature-specific worksheets (such as Clock, Logic, and LSRAM) of the

Power Estimator workbook. Entries thus populated can be edited from the feature-specific worksheets to provide more accurate inputs for power estimation, including module names and additional rows of data that are not entered when initiating power estimation. For more information, see [2.3.5. Entering Feature-Specific Data](#).

The following figure shows the Initialize Power Estimator dialog box.

Figure 2-16. Initialize Power Estimator Dialog Box

The screenshot shows the 'Initialize Power Estimator' dialog box with the following settings:

- FDDR:** Type: [Dropdown], Width: 8, ODT: [Dropdown], AXI Type: AXI3, ECC: [Dropdown], AXI Width: 64, Memory Clock Freq (MHz): 666.6, User Logic Clock Rate: Quad, User Clock Freq (MHz): 166.65 MHz, QDR Address Width: [Dropdown].
- Transceiver:** Protocol Preset: [Dropdown], Lanes: [Dropdown], Data Rate: [Dropdown] Gbps.
- MSS:** Enabled: [Checked], Clock Freq (MHz): [Field].
- MDDR:** Type: [Dropdown], Data Rate (Mbps): 1600, Width: 16.
- FPGA Fabric:** System Clock: 100 MHz, Set all FPGA Fabric resources to: 75 %, Flip-Flops: 120114 / 160152 (75.0 %), LUTs: 120114 / 160152 (75.0 %), uSRAM: 882 / 1764 (50.0 %), LSRAM: 308 / 616 (50.0 %), MACC: 294 / 588 (50.0 %).
- IO:** Technology: LVCMOS18, #Inputs: 10, #Outputs: 10.
- Default Toggle Rate:** 12.5 %
- Default RAM Enable Rate:** 12.5 %

Buttons at the bottom: Reset, Only Append, Reset and Initialize, Cancel.



Important: The MSS section is only available, if the product family is selected as PolarFire SoC from the General Settings.

The following table lists the parameters available in the Initialize Power Estimator dialog box.

Table 2-4. Initialize Power Estimator Wizard

Parameter	Sub-Parameter	Action
FDDR	Type	Choose the DDR memory type. Available options are DDR3 and DDR4.
	Width	Choose the memory interface width.
	ODT	Specify the input on-die termination impedance in ohms.
	AXI Type	Choose the AXI interface type. Available options are AXI3 and AXI4.
	ECC	Check to enable correction code. Available only for 32- and 64-bit memory interface width.
	AXI Width	Choose the AXI interface width.
	Memory Clock Freq (MHz)	Enter the memory clock frequency.
	User Logic Clock Rate	The user logic clock rate type is automatically selected as Quad .
	User Clock Freq (MHz)	The user clock frequency is automatically populated based on other memory parameters.
	QDR Address Width	Address width of QDR memory. Available options are 18, 19, 20, and 21.
Transceiver	Protocol Preset	Choose a protocol to interface the Fabric with the transceiver. Based on the selection, other fields such as PLL used, data rate, CTLE drive, PCS mode, PCS width, and hard PCIe are automatically populated (they can be manually changed by selecting from the available options, if necessary). Available options are: <ul style="list-style-type: none"> – PCIe Gen1 – PCIe Gen2 – 10GBase-KR – SGMII
	Lanes	Enter the number of transceiver lanes in the block.
	Data Rate	Enter the rate of operation of the transceiver. Supported range is 0.5 Gbps to 12.7 Gbps.

.....continued		
Parameter	Sub-Parameter	Action
FPGA Fabric	System Clock	Enter the fabric clock frequency. Default value: 100 MHz Valid range: 0 to 400 MHz
	Set all FPGA Fabric resources to	Use this list to choose a single design utilization percentage for all fabric resources. Available values are 25%, 50%, 75%, and 100%. If necessary, the utilization of individual resources can be edited using the up and down arrows provided for each resource.
	Flip-Flops	Enter the number of flip-flops used in the design, or choose the percentage of overall design resources used by flip-flops.
	LUTs	Enter the number of LUTs used in the design, or choose the percentage of overall design resources used by LUTs.
	μSRAM	Enter the number of μSRAM blocks used in the design, or choose the percentage of overall design resources used by μSRAM blocks.
	LSRAM	Enter the number of LSRAM blocks used in the design, or choose the percentage of overall design resources used by LSRAM blocks.
	MACC	Enter the number of math blocks used in the design, or choose the percentage of overall design resources used by math blocks.
IO	Technology	Select the I/O standards used in the design from the list of available standards.
	#Inputs	Enter the number of inputs in the design.
	#Outputs	Enter the number of outputs in the design.
Default Toggle Rate	—	Enter a default toggle rate for the design resources.
Default RAM Enable Rate	—	Enter a default RAM enable rate for μSRAM and LSRAM.

After entering the data, to append the data to the existing data in the various worksheets of the Power Estimator workbook, click **Only Append**. To clear the existing resource data and replace it with fresh data entered in the dialog box, click **Reset and Initialize**.

2.3.5 Entering Feature-Specific Data

The Initiate Power Estimator dialog box is designed to collect basic design data required for power estimation. To add module names and additional rows of data that are not supported by the Initialize Power Estimator dialog box, use the worksheet specific to each device feature.

The following sections provide information about each feature-specific worksheet in the Power Estimator workbook.

2.3.5.1 Clocks

Details of clocks used in the design are entered in the Clock worksheet. PolarFire and PolarFire SoC devices support various clock networks such as global clock networks, bank clock networks, input/output regional clock networks (ICLK), and local regional clock networks (LCLK). Each row in the Clock worksheet is associated with a separate clock domain. Based on the values entered, the power consumption of each clock domain is populated in the Power (W) column.

The following table lists the parameters required for each clock domain in the Clock worksheet.

Table 2-5. Clock Worksheet Parameters

Parameter	Action
Name	Enter the name of the clock domain.
Clock Frequency (MHz)	Enter the clock domain frequency. Valid ranges are: For global clocks, ICLK, and LCLK: 0 to 550 MHz. For bank clocks: 0 to 1250 MHz.
Clock Type	Choose the clock type: Global, Regional (ICLK), Regional (LCLK), or Bank Clock.
Fanout	Enter the number of registers and other synchronous elements (LSRAM, μ SRAM, math blocks, and I/Os) clocked in the design. Not applicable to bank clocks.
Clock Buffer Enable Rate	Enter the average percentage of time the entire clock tree is active for the clock domain. A 100% clock buffer enable rate means that the clock tree is toggled at the clock frequency.

For more information about the clocking resources in PolarFire SoC FPGAs, see [PolarFire FPGA and PolarFire SoC FPGA Clocking Resources User Guide](#).

2.3.5.2 Logic

Each row in the Logic worksheet represents a separate logic module. Based on the values entered, the power consumption of the logic in each module is populated in the Power (W) column.

The following table lists the parameters required for each module in the Logic worksheet.

Table 2-6. Logic Worksheet Parameters

Parameter	Action
Name	Enter the name of the logic module.
Clock Frequency (MHz)	Enter the clock domain frequency. Valid ranges are: For global clocks, ICLK, and LCLK: 0 to 550 MHz. For bank clocks, 0 to 1250 MHz.
Number of DFF	Enter the number of D-flip-flops (sequential modules) used in the module.
Number of 4LUT	Enter the number of 4-input LUTs used in the module.
Design Complexity	Enter the average fanout of nets driven by the registers and LUTs in the module.
Toggle Rate	Enter the toggle rate for the registers and LUTs in the module.

For more information about PolarFire SoC FPGA fabric logic, see [PolarFire FPGA and PolarFire SoC FPGA Fabric User Guide](#).

2.3.5.3 LSRAM

Each row in the LSRAM worksheet represents a separate logic module. Based on the values entered, the power consumption of LSRAM blocks in each module is populated in the Power (W) column.

The following table lists the parameters required for each module in the LSRAM worksheet.

Table 2-7. LSRAM Worksheet Parameters

Parameter	Action
Name	Enter the name of the module containing the LSRAM block(s).
Number of LSRAM Blocks	Enter the number of LSRAM blocks used in the module.
Width	Enter the data width of each RAM port. Available options are 1, 2, 5, 10, 20, 32, and 40. For mixed-width RAMs, use a larger port width for a conservative estimate.

.....continued	
Parameter	Action
Clock Frequency (MHz)	Enter the clock frequency for ports A and B of the module in the column corresponding to each port. The maximum frequency supported is 450 MHz.
Write Rate	Enter the percentage of time ports A and B are used for write operations in the column corresponding to each port. It is implied that the time that is not used for write operations is used for read operations.
Read Rate (1 - Write Rate)	Enter the percentage of time; ports A and B are used for read operations in the column corresponding to each port.
Write Mode	Different write modes—simple write, read before write, and write feed through.
Enable Rate	Enter the average percentage of time ports A and B are enabled in the column corresponding to each port.
Pipeline Enable	Register pipeline can be enabled or disabled.
ECC Enable	ECC can be enabled or disabled.
Output Toggle Rate	Enter the average percentage of time. The clock enable is active regardless of the activity on RAM data and address inputs.

For more information about LSRAM support, see [PolarFire FPGA and PolarFire SoC FPGA Fabric User Guide](#).

2.3.5.4 μ SRAM

Each row in the μ SRAM worksheet represents a separate logic module. Based on the values entered, the power consumption of μ SRAM blocks in each module is populated in the Power (W) column.

The following table lists the parameters required for each module in the μ SRAM worksheet.

Table 2-8. μ SRAM Worksheet Parameters

Parameter	Action
Name	Enter the name of the module containing the μ SRAM block(s).
Number of μ SRAM Blocks	Enter the number of μ SRAM blocks used in the module.
Width	Enter the data width of each RAM port. The number can be any positive integer up to 12. For mixed-width RAMs, use a larger port width for a conservative estimate.
Use Registers	Select Yes or No, respectively, to enable or disable the use of registers.
Write Clock Frequency (MHz)	Enter the clock frequency of the write port of the μ SRAM blocks in the module.
Read Port Clock Domain Frequency (MHz)	Enter the clock frequency of the read port of the μ SRAM blocks in the module.
Enable Rate	Enter the percentage of time. The write and read ports are enabled in the column corresponding to each port.
Output Toggle Rate	Enter the average percentage of time. The clock enable is active regardless of the activity on RAM data and address inputs.

For more information about μ SRAM support, see [PolarFire FPGA and PolarFire SoC FPGA Fabric User Guide](#).

2.3.5.5 Math Blocks

Details of math blocks used in the design are entered in the Math Block worksheet. Each row in this worksheet represents a separate logic module. Based on the values entered, the power consumption of math blocks in each module is populated in the Power (W) column.

The following table lists the parameters required for each module in the Math Block worksheet.

Table 2-9. Math Block Worksheet Parameters

Parameter	Action
Name	Enter the name of the module containing the math block(s).
Clock Frequency (MHz)	Enter the clock domain frequency. Maximum frequency supported is 450 MHz.
Number of Math Blocks	Enter the number of math blocks used in the module.
Output Toggle Rate	Enter the average percentage of time. The clock enable is active regardless of the activity on RAM data and address inputs.
Mode	Provide the mode of operation for the math block. The following modes are supported: <ul style="list-style-type: none"> – Normal-Multiplier – Normal-Multiplier-Accumulator – SIMD – DOTP
Pre Adder	Can be enabled or disabled.
Pipelined Inputs	Input data pipelining can be enabled or disabled.
Pipelined Outputs	Output data pipelining can be enabled or disabled.

For more information about math blocks, see [PolarFire FPGA and PolarFire SoC FPGA Fabric User Guide](#).

2.3.5.6 I/Os

Details of I/O blocks used in the design are entered in the IO worksheet. Each row in the IO worksheet represents a separate I/O bus or module. Based on the values entered for each module, power consumption of the VDD, VDD18, VDDAUX, and VDDI supplies, along with the total power consumption across supplies, is automatically populated.

The following table lists the parameters required for each module in the I/O worksheet.

Table 2-10. IO Worksheet Parameters

Parameter	Action
Name	Enter the name of the I/O bus or module.
Bank Type	Choose the bank type: HSIO, GPIO, or XCVR_REFCLK.
I/O standard	Choose the I/O standard from the list of available standards.
Mixed Mode VDDI	Mixed mode VDDI is only applicable for inputs.
Input Pins ¹	Enter the number of input pins or input differential pairs used in the module.
Output Pins ¹	Enter the number of output pins or output differential pairs used in the module.
Bidir Pins ¹	Enter the number of bidirectional pins or bidirectional differential pairs used in the module.
VCM	Can be enabled or disabled.
Schmitt Trigger	Can be enabled or disabled for inputs pin or bidirectional pin.
ODT	Select the input On-Die Termination (ODT) impedance in ohms. Available options are 60, 120, and NO_ODT.
Output Drive (mA) / Drive Impedance (Ohm)	This setting is used for outputs or bidirectional I/Os.
Slew Calibration	This setting is used for outputs and bidirectional I/Os.
Output Load (pF)	Enter the capacitance of the board and the external components.

.....continued	
Parameter	Action
I/O Mode	If I/O gearing is not used, choose Unused . If it is used, choose from the list of available modes.
Clock (MHz)	Enter the clock domain frequency. Maximum frequency supported is 800 MHz.
Data Rate	Select the data rate for the I/Os in the module. For I/Os used as clocks, choose Clock . For others, choose SDR (Single Data Rate) or DDR (Double Data Rate).
Toggle Rate	Enter the toggle rate of the I/Os in the module.
Output Enable	Enter the percentage of time. Outputs are enabled in the module. For bidirectional I/Os, the input path is assumed to be active when outputs are disabled.

Note: Differential pairs must be considered as a single pin.

For more information about I/O support, see [PolarFire FPGA and PolarFire SoC FPGA User I/O User Guide](#).

2.3.5.7 Transceivers

Details of transceiver blocks used in the design are entered in the Transceiver worksheet. Because the PLLs in PolarFire and PolarFire SoC FPGAs can drive up to four lanes, each row in the worksheet might represent either a single-lane or a multi-lane transceiver block. The number of lanes used must be specified for each block.

The following table lists the parameters required for each transceiver block in the Transceiver worksheet.

Table 2-11. Transceiver Worksheet Parameters

Parameter	Action
Name	Enter the name of the transceiver block.
Protocol Preset	Choose a protocol to interface the fabric with the transceiver. Based on the selection, other fields such as PLL used, data rate, CTLE drive, PCS mode, PCS width, and hard PCIe are automatically populated (they can be manually changed by selecting from the available options, if necessary). Available options are: – PCIe Gen1 – PCIe Gen2 – 10GBase-KR – SGMII
Number of Lanes	Enter the number of transceiver lanes in the block.
Operational Mode	Choose the hardware configuration mode used for the transceiver block: Duplex, Independent Tx/Rx, Tx Only, or Rx.
Data Rate (Gbps)	Specify the rate of operation of the transceiver. Supported range is 0.5 Gbps to 12.7 Gbps. Note: Data Rate option is different for Tx and Rx.
PLL Used	Choose the PLL that provides the clock for the transceiver block. Q#_TXPLL0 and Q#_TXPLL1 can be used by a pair of adjacent transmit lanes with the adjacent transceiver quad lane blocks either above, below, or both above and below the PLL. Q#_TXPLL_SSC is used within the quad only.
DFE Enable	Choose Yes if Differential Feedback Equalization (DFE), used in conjunction with CTLE to equalize channel response, is enabled for the transceiver block. Choose No if DFE is not enabled.

.....continued	
Parameter	Action
Eye Monitor Enable	Choose Yes if eye monitor (an on-device circuitry to visualize post-equalization signal quality in the receive (RX) path) is enabled for the transceiver block. Choose No if eye monitor is not enabled.
CTLE Drive	Specify the number of CTLE drives. CTLE equalizes low-pass channel response and compensates high frequency losses in the channel, improving the quality of received signals. Available mapping factors are 0, 1, 2, and 3.
TX Amplitude (mV)	Enter the transmit (TX) driver's differential swing amplitude.
Mode	Choose the PCS interface mode that connects the transceiver PMA to the FPGA fabric and provides data, control, and status signaling to the fabric IP. Available options are: <ul style="list-style-type: none"> – PMA – 8b/10b – PIPE – 64b/66b – 64b/67b
Width	Choose the FPGA fabric interface width. Available options vary based on the protocol selected.
Hard PCIe	Choose Yes if hard PCIe is used for the transceiver block. Choose No if soft PCIe is used. Applies to PCIe Gen1 and Gen2 protocols only.

For more information about transceiver support in PolarFire and PolarFire SoC FPGAs, see [PolarFire FPGA and PolarFire SoC FPGA Transceiver User Guide](#).

2.3.5.8 PLLs and DLLs

PolarFire and PolarFire SoC devices have two PLLs and two DLLs in each corner of the FPGA fabric to provide flexible clocking schemes for the logic implemented in the fabric. Details of the PLLs used in the fabric are entered in the PLL Power section, and those of the DLLs are entered in the DLL Power section of the PLL and DLL worksheet.

The following table lists the parameters required for each PLL or DLL in this worksheet.

Table 2-12. PLL & DLL Worksheet Parameters

Parameter	Action
Name	Enter the name of the PLL or DLL module.
Reference Clock Frequency (MHz)	Enter the reference clock frequency for the PLL or DLL module.
Output0 Frequency (MHz)	Enter the frequency of output 0.
Output1 Frequency (MHz)	Enter the frequency of output 1.
Output2 Frequency (MHz) ¹	Enter the frequency of output 2.
Output3 Frequency (MHz) ¹	Enter the frequency of output 3.
Mode ¹	Choose the PLL mode as low power or low jitter. Note: Supported mode options are: Min VCO for Low Power and Max VCO for Low Jitter.

Note: This parameter is applicable to PLLs only, and, therefore, does not appear in the DLL Power section.

For more information about PLLs and DLLs in PolarFire SoC FPGAs, see [PolarFire FPGA and PolarFire SoC FPGA Clocking Resources User Guide](#).

2.3.5.9 MSS and MDDR

PolarFire SoC FPGAs are ideal for running full-fledged Operating Systems (Linux) using the 5x core MSS, which includes four 64-bit RISC-V application cores and a 64-bit RISC-V monitor core.

The MSS feature applies only to the PolarFire SoC and not PolarFire. The following table lists the parameters required for RISC-V, MDDR, AXI MSS/Fabric Interfaces, and I/Os Interfaces in this worksheet.

Table 2-13. MSS and DDR Worksheet Parameters

Parameter	Action
MSS Configuration	<ul style="list-style-type: none"> • Disabled • Enabled
RISC-V (Quad U54)	
Clock Frequency (MHz)	Enter the clock domain frequency. Valid ranges are: Up to 625 MHz. The clock frequency is dependent on the speed grade. For STD, frequency ranges from (1 MHz to 600 MHz) and for -1 (1 MHz to 667 MHz).
Number of Cores Used	Enter the number of cores (up to 4)
L2 Cache Size Used Configuration	<ul style="list-style-type: none"> • 512 KB • 1 MB • 1.5 MB • 2 MB
Core 1 Usage, Core 2 Usage, Core 3 Usage, and Core 4 Usage	WFI, Dhrystone, and Statistical (These can be enabled only when the number of cores are entered).
MDDR	
MDDR Type	<ul style="list-style-type: none"> • DDR4 • LPDDR4 • DDR3
Data Rate (Mbps)	<ul style="list-style-type: none"> • 1600 for DDR4 • 1333 for DDR3
Width	Choose the MDDR width (x 16 and x 32) + ECC
Read Mode Utilization	Can enter up to 100%
Write Mode Utilization	Can enter up to 100%
Activity during read/write	Can enter up to 100%
AXI MSS / Fabric Interfaces	
FIC0 Configuration	Master/Slave Disabled
FIC1 Configuration	Master/Slave Disabled
FIC2 Configuration	Master/Slave Disabled
FIC3 Configuration	Master/Slave Disabled

.....continued

Parameter	Action
FIC0 Clock Frequency (MHz)	Enter the clock domain frequency. Valid ranges are: <ul style="list-style-type: none"> For global clocks, ICLK, and LCLK: 0 to 550 MHz For bank clocks, 0 to 1250 MHz
FIC1 Clock Frequency (MHz)	Enter the clock domain frequency. Valid ranges are: <ul style="list-style-type: none"> For global clocks, ICLK, and LCLK: 0 to 550 MHz For bank clocks, 0 to 1250 MHz
FIC2 Clock Frequency (MHz)	Enter the clock domain frequency. Valid ranges are: <ul style="list-style-type: none"> For global clocks, ICLK, and LCLK: 0 to 550 MHz For bank clocks, 0 to 1250 MHz
FIC3 Clock Frequency (MHz)	Enter the clock domain frequency. Valid ranges are: <ul style="list-style-type: none"> For global clocks, ICLK, and LCLK: 0 to 550 MHz For bank clocks, 0 to 1250 MHz
IO Interfaces	
GEM_0 Configuration	<ul style="list-style-type: none"> GMII/MII SGMII
GEM_1 Configuration	<ul style="list-style-type: none"> GMII/MII SGMII
User Crypto	
UserCrypto Block Configuration	Enabled Disabled
UserCrypto Block Clock Frequency (MHz)	Enter the clock domain frequency. Valid ranges are: Up to 625 MHz

For more information about MSS and DDR in PolarFire SoC FPGAs, see [PolarFire SoC FPGA MSS Technical Reference Manual](#).

2.3.5.10 Security

PolarFire and PolarFire SoC FPGAs support data security using an Athena F5200 TeraFire Crypto Processor. Details of this cryptoprocessor are entered in the User Crypto worksheet.

The following table lists the parameters required in the User Crypto worksheet.

Table 2-14. User Crypto Worksheet Parameters

Parameter	Action
Clock Frequency (MHz)	Enter the clock domain frequency. Maximum value is 250 MHz.
Toggle Rate	Enter the toggle rate of the user crypto block.

For more information about the security features of PolarFire SoC FPGAs, see [PolarFire FPGA and PolarFire SoC FPGA Security User Guide](#)

2.4 Viewing and Analyzing Power Estimator Results

This section explains how to view and analyze the results of Power Estimator to optimize power for PolarFire and PolarFire SoC FPGAs.

2.4.1 Viewing Power Estimation Data

Based on the data provided in the Initialize Power Estimator dialog box and in the feature-specific worksheets, power consumption is estimated, and the results are displayed in all the tabs.

The following table lists the various power estimation views generated in Power Estimator.

Table 2-15. Power Estimator Views

View	Description	Worksheet and Section
Power by type	Provides device static and core dynamic power details.	Summary worksheet – Power Summary section
Power by resource	Provides a consolidated view of power used by each device feature, such as clock, logic, and I/Os.	Summary worksheet – Power Breakdown section
Power based on modes and scenarios	Provides power consumption based on the percentage of time spent in various operational modes.	Summary worksheet – Modes and Scenarios section
Power by rail	Provides power breakdown for each voltage rail.	Summary worksheet – Power by Rail section
Resource utilization	Provides the utilization rate for each device feature.	Summary worksheet – Resource Utilization section Feature-specific worksheet – Utilization section
Power by hard block	Provides the power breakdown for transceiver hard blocks.	Transceiver worksheet – Power (W) by Hard Block section

2.4.1.1 Graphs

The Graphs feature allows you to easily analyze power using graphs. A Graph section is added next to the Summary section in the MPE. It displays five different graph types:

- **Power Breakdown:** Displays a pie chart of power per component type.
- **Static Current by Supply:** Displays a bar graph of the current for each power rail.
- **On-chip Typical vs Maximum Power:** Displays a bar graph with typical and maximum power for supported Junction temperatures.
- **On-chip Power (Typical):** Displays a line graph of the total power across temperature for the selected process corner.
- **On-chip Total Power over VDD:** Displays a line graph showing the total power across the range of supported VDD values.

3. Appendix 1: Using Power Estimator in Batch Mode

The following functions allow you to make changes to the estimator environment, create snapshot, set device info, get resource utilization, record text report, and so on.

1. To set a family, use function setFamily (parameter) and pass the family name.

```
Function setFamily (Family As String)
```

2. To set MSS and MDDR details with Enabled/Disabled, Clk Freq, MDDR type, Data Rate, and Width, use setMSSMDDR (parameter) and pass the values.

```
Function setMSSMDDR (Enabled/Disabled As String, Clk Freq As String, MDDR  
type As String, Data Rate As String, Width As String)
```

3. To set a device, use function setDevice (parameter) and pass the device name.

```
Function setDevice (device As String)
```

4. To set a package, use function setPackage (parameter) and pass the package name.

```
Function setPackage (package As String)
```

5. To set a temperature grade, use function setTemperatureRange (parameter) and pass the temperature grade name.

```
Function setTemperatureRange (tRange As String)
```

6. To set a core voltage, use function setCoreVoltage (parameter) and pass the core voltage.

```
Function setCoreVoltage (cVoltage As String)
```

7. To set a process, use function setProcess (parameter) and pass the process name.

```
Function setProcess (process As String)
```

8. To set a speed grade, use function setSpeedGrade (parameter) and pass the speed grade name.

```
Function setSpeedGrade (sGrade As String)
```

9. To set junction temperature, use function setJunctionTemperature (parameter) and pass the temperature value.

```
Function setJunctionTemperature(jTemp As String)
```

10. To get resource utilization value, use getResourceUtilization (parameter) and pass the resource name as string.

```
Function getResourceUtilization(Resource As String)
```

11. To get mode power value, use getModePower (parameter) and pass the mode name as string.

```
Function getModePower (mode As String)
```

12. To set device info with family, device, package, temperature grade, and speed grade, use setDeviceInfo (parameter) and pass the values.

```
Function setDeviceInfo (Family As String, device As String, package As String,  
tGrade As String, sGrade As String)
```

13. To export the power report in a text file, use exportPowerReport (parameter) and pass the required reports as parameters.

```
Function exportPowerReport (Power_Summary:=True, Power_Breakdown:=True,  
Rail_Breakdown:=True, Resource_Utilization:=True, Thermal_Summary:=True,  
File_Location:=".")
```

14. To instantiate DDR in the IP, use setDDR (parameters) and pass the values to instantiate.

```
Function setDDR (ddr_type As String, ddr_width As Integer, ddr_clkfreq As Double, ddr_odt As String, ddr_axitype As String, ddr_axiwidth As Integer, ddr_logicclkrate As String, ddr_ecc As String, ddr_module_name As String)
```

15. To instantiate transceiver in the IP, use setTransceiver (parameters) and pass the values to instantiate.

```
Function setTransceiver (module_name As String, protocol_preset As String, xcvr_lanes_tb As Integer, operation_mode As String, xcvr_data_rate_tb As Double, pll_used As String, tx_amplitude As String, pcs_mode As String, pcs_width As Integer, hard_pcie As String)
```

16. To instantiate the LSRAM in the IP, use setLSRAM (parameters) and pass the values to instantiate.

```
Function setLSRAM (usram_module_name As String, usram_writeP_depth As Integer, usram_writeP_width As Integer, usram_writeP_clkfreq As Double, usram_writeP_enablerate As String, usram_readP_depth As Integer, usram_readP_width As Integer, usram_readP_clkfreq As Double, usram_readP_enablerate As String, usram_optimizemode_cb As String, usram_togglerate As String, usram_useregisters_cb As String)
```

17. To instantiate the μ SRAM in the IP, use setUSRAM (parameters) and pass the values to instantiate.

```
Function setUSRAM (usram_module_name As String, usram_writeP_depth As Integer, usram_writeP_width As Integer, usram_writeP_clkfreq As Double, usram_writeP_enablerate As String, usram_readP_depth As Integer, usram_readP_width As Integer, usram_readP_clkfreq As Double, usram_readP_enablerate As String, usram_optimizemode_cb As String, usram_togglerate As String, usram_useregisters_cb As String)
```

18. To instantiate Power Estimator settings in the IP, use InitPowerEstimator(parameters) and pass the values to instantiate.

```
Function InitPowerEstimator (fpga_sys_clk As String, cb_init_fabric As String, fpga_reg_txt As String, fpga_comb_txt As String, fpga_uram_txt As String, fpga_lsram_txt As String, fpga_math_txt As String, io_tech As String, inputs_tb As String, outputs_tb As String, default_tr_txt As String, default_er_txt As String, ok_append As String, ok_clear As String, reset_button As String)
```

19. To import MPE settings from previous saved report, use import (parameters).

```
Function import (estimator_rb As String, smartpower_rb As String, imp_append_data As String, imp_overwrite_data As String, Imp_device_settings As String, Imp_thermal_inputs As String, Imp_voltage_settings As String, Imp_snapshots As String, file_path As String)
```

20. To take a snapshot, use createSnapshot (parameters) and pass the values as True or False.

```
Function createSnapshot (snapshot As String)
```

21. To delete an IP, use deleteIP (parameters) and pass the IP name to be deleted.

```
Function deleteIP (manage_ip_name As String)
```

22. To reset IP, use resetToDefault (parameters) and pass the resetting modes.

```
Function resetToDefault (reset_data As String, reset_all_settings As String, reset_all_settings_snapshots As String)
```



Important: Your inputs must be in correct combination to avoid errors. If wrong values are entered, a DRC (Design Rule Check)s must be performed. The current version of Power Estimator does not have a common DRC system.

23. To reset IP, use `resetToDefault` (parameters) and pass the resetting modes.

```
Function resetToDefault (reset_data As String, reset_all_settings As String,  
reset_all_settings_snapshots As String)
```



Important: Your inputs must be correct combination to avoid errors. If wrong values are entered, a DRC (Design Rule Check)s must be performed. The current version of Power Estimator does not have a common DRC system.

Python Script Example to Use the APIs:

```
import win32com.client
```

```
xl = win32com.client.Dispatch("Excel.Application")
```

```
xl.Workbooks.Open(Filename = "D:\PolarFire_Power_Estimator.xlsm", ReadOnly = 1)
```

```
xl.Application.Run("setDeviceInfo", "MPF300XT", "FCG484", "Extended", "STD")
```

4. Appendix 2: Additional Documentation

This document assumes that the reader has a good understanding of the PolarFire and PolarFire SoC devices, is experienced in digital and analog board design, and is knowledgeable in the electrical characteristics of systems. Background information on the key theories and concepts of FPGA design is available in *High Speed Digital Design: A Handbook of Black Magic*¹ and other industry literature.

The following documents provide additional information about the PolarFire FPGA and PolarFire SoC FPGA architecture and help using Power Estimator effectively:

- [PolarFire SoC Product Overview](#)
- [PolarFire FPGA Datasheet](#) or [PolarFire SoC Advance Datasheet](#)
- [PolarFire SoC FPGA MSS Technical Reference Manual](#)
- [PolarFire SoC FPGA Packaging and Pin Descriptions User Guide](#)
- [PolarFire SoC FPGA Board Design Guidelines User Guide](#)
- [PolarFire FPGA and PolarFire SoC FPGA System Services User Guide](#)
- [PolarFire FPGA and PolarFire SoC FPGA Memory Controller User Guide](#)
- [PolarFire FPGA and PolarFire SoC FPGA Fabric User Guide](#)
- [PolarFire FPGA and PolarFire SoC FPGA User I/O User Guide](#)
- [PolarFire FPGA and PolarFire SoC FPGA Clocking Resources User Guide](#)
- [PolarFire FPGA and PolarFire SoC FPGA Programming User Guide](#)
- [PolarFire FPGA and PolarFire SoC FPGA Transceiver User Guide](#)
- [PolarFire FPGA and PolarFire SoC FPGA Power-up and Resets User Guide](#)
- [PolarFire FPGA and PolarFire SoC FPGA Security User Guide](#)
- [PolarFire FPGA and PolarFire SoC FPGA PCI Express User Guide](#)

¹ Johnson, Howard, and Martin Graham, *High Speed Digital Design: A Handbook of Black Magic*. Prentice Hall PTR, 1993. ISBN-10 0133957241 or ISBN-13: 978-0133957242

5. Revision History

The revision history describes the changes that were implemented in the document. The changes are listed by revision, starting with the current publication.

Table 5-1. Revision History

Revision	Date	Description
A	06/2022	<p>The following is the summary of updates:</p> <ul style="list-style-type: none"> • Migrated the document from Microsemi template to Microchip template. • The document is update is for Libero v2021.3. • Added MIL and TGrade2 support for the PolarFire® and PolarFire® SoC devices. • Added support to Import XPE file.
6.0	—	<p>Replace the following figures.</p> <ul style="list-style-type: none"> • Updated the figures. • Updated the information about PolarFire® SoC and PolarFire® range.
5.0	—	Updated the figures.
4.0	—	<p>The following is the summary of the changes:</p> <ul style="list-style-type: none"> • Updated the information about PolarFire® SoC and PolarFire® range. • Updated the figures. • Updated the 2.3.5.9. MSS and MDDR.
3.0	—	<p>The following is the summary of the changes:</p> <ul style="list-style-type: none"> • Updated the figures. • Updated the 2.1.3.7. Powering FPGA. • Updated the 1.1. System Requirements.
2.0	—	<p>The following is the summary of the changes:</p> <ul style="list-style-type: none"> • Updated the 2.1.2. Power Estimator Worksheets. • Updated the 2.3.1. Configuring Basic Settings. • Updated the 2.1.3. MPE Toolbar. • Updated the figures. • Updated the 2.3.5.9. MSS and MDDR.
1.0	—	Revision 1.0 was the first publication of this document.

Microchip FPGA Support

Microchip FPGA products group backs its products with various support services, including Customer Service, Customer Technical Support Center, a website, and worldwide sales offices. Customers are suggested to visit Microchip online resources prior to contacting support as it is very likely that their queries have been already answered.

Contact Technical Support Center through the website at www.microchip.com/support. Mention the FPGA Device Part number, select appropriate case category, and upload design files while creating a technical support case.

Contact Customer Service for non-technical product support, such as product pricing, product upgrades, update information, order status, and authorization.

- From North America, call **800.262.1060**
- From the rest of the world, call **650.318.4460**
- Fax, from anywhere in the world, **650.318.8044**

Microchip Information

The Microchip Website

Microchip provides online support via our website at www.microchip.com/. This website is used to make files and information easily available to customers. Some of the content available includes:

- **Product Support** – Data sheets and errata, application notes and sample programs, design resources, user's guides and hardware support documents, latest software releases and archived software
- **General Technical Support** – Frequently Asked Questions (FAQs), technical support requests, online discussion groups, Microchip design partner program member listing
- **Business of Microchip** – Product selector and ordering guides, latest Microchip press releases, listing of seminars and events, listings of Microchip sales offices, distributors and factory representatives

Product Change Notification Service

Microchip's product change notification service helps keep customers current on Microchip products. Subscribers will receive email notification whenever there are changes, updates, revisions or errata related to a specified product family or development tool of interest.

To register, go to www.microchip.com/pcn and follow the registration instructions.

Customer Support

Users of Microchip products can receive assistance through several channels:

- Distributor or Representative
- Local Sales Office
- Embedded Solutions Engineer (ESE)
- Technical Support

Customers should contact their distributor, representative or ESE for support. Local sales offices are also available to help customers. A listing of sales offices and locations is included in this document.

Technical support is available through the website at: www.microchip.com/support

Microchip Devices Code Protection Feature

Note the following details of the code protection feature on Microchip products:

-
- Microchip products meet the specifications contained in their particular Microchip Data Sheet.
 - Microchip believes that its family of products is secure when used in the intended manner, within operating specifications, and under normal conditions.
 - Microchip values and aggressively protects its intellectual property rights. Attempts to breach the code protection features of Microchip product is strictly prohibited and may violate the Digital Millennium Copyright Act.
 - Neither Microchip nor any other semiconductor manufacturer can guarantee the security of its code. Code protection does not mean that we are guaranteeing the product is “unbreakable”. Code protection is constantly evolving. Microchip is committed to continuously improving the code protection features of our products.

Legal Notice

This publication and the information herein may be used only with Microchip products, including to design, test, and integrate Microchip products with your application. Use of this information in any other manner violates these terms. Information regarding device applications is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. Contact your local Microchip sales office for additional support or, obtain additional support at www.microchip.com/en-us/support/design-help/client-support-services.

THIS INFORMATION IS PROVIDED BY MICROCHIP "AS IS". MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION INCLUDING BUT NOT LIMITED TO ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, AND FITNESS FOR A PARTICULAR PURPOSE, OR WARRANTIES RELATED TO ITS CONDITION, QUALITY, OR PERFORMANCE.

IN NO EVENT WILL MICROCHIP BE LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL, OR CONSEQUENTIAL LOSS, DAMAGE, COST, OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE INFORMATION OR ITS USE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY RELATED TO THE INFORMATION OR ITS USE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THE INFORMATION.

Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.

Trademarks

The Microchip name and logo, the Microchip logo, Adaptec, AVR, AVR logo, AVR Freaks, BesTime, BitCloud, CryptoMemory, CryptoRF, dsPIC, flexPWR, HELDO, IGLOO, JukeBlox, KeeLoq, Kleer, LANCheck, LinkMD, maXStylus, maXTouch, MediaLB, megaAVR, Microsemi, Microsemi logo, MOST, MOST logo, MPLAB, OptoLyzer, PIC, picoPower, PICSTART, PIC32 logo, PolarFire, Prochip Designer, QTouch, SAM-BA, SenGenuity, SpyNIC, SST, SST Logo, SuperFlash, Symmetricom, SyncServer, Tachyon, TimeSource, tinyAVR, UNI/O, Vectron, and XMEGA are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

AgileSwitch, APT, ClockWorks, The Embedded Control Solutions Company, EtherSynch, Flashtec, Hyper Speed Control, HyperLight Load, Libero, motorBench, mTouch, Powermite 3, Precision Edge, ProASIC, ProASIC Plus, ProASIC Plus logo, Quiet- Wire, SmartFusion, SyncWorld, Temux, TimeCesium, TimeHub, TimePictra, TimeProvider, TrueTime, and ZL are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Adjacent Key Suppression, AKS, Analog-for-the-Digital Age, Any Capacitor, AnyIn, AnyOut, Augmented Switching, BlueSky, BodyCom, Clockstudio, CodeGuard, CryptoAuthentication, CryptoAutomotive, CryptoCompanion, CryptoController, dsPICDEM, dsPICDEM.net, Dynamic Average Matching, DAM, ECAN, Espresso T1S, EtherGREEN, GridTime, IdealBridge, In-Circuit Serial Programming, ICSP, INICnet, Intelligent Paralleling, IntelliMOS, Inter-Chip Connectivity, JitterBlocker, Knob-on-Display, KoD, maxCrypto, maxView, memBrain, Mindi, MiWi, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, MultiTRAK, NetDetach, Omniscient Code Generation, PICDEM, PICDEM.net, PICkit, PICtail, PowerSmart, PureSilicon, QMatrix, REAL ICE, Ripple Blocker, RTAX, RTG4, SAM-

ICE, Serial Quad I/O, simpleMAP, SimpliPHY, SmartBuffer, SmartHLS, SMART-I.S., storClad, SQL, SuperSwitcher, SuperSwitcher II, Switchtec, SynchroPHY, Total Endurance, Trusted Time, TSHARC, USBCheck, VariSense, VectorBlox, VeriPHY, ViewSpan, WiperLock, XpressConnect, and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

The Adaptec logo, Frequency on Demand, Silicon Storage Technology, and Symmcom are registered trademarks of Microchip Technology Inc. in other countries.

GestIC is a registered trademark of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 2022, Microchip Technology Incorporated and its subsidiaries. All Rights Reserved.

ISBN: 978-1-6683-0586-7

Quality Management System

For information regarding Microchip's Quality Management Systems, please visit www.microchip.com/quality.

Worldwide Sales and Service

AMERICAS	ASIA/PACIFIC	ASIA/PACIFIC	EUROPE
Corporate Office 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200 Fax: 480-792-7277 Technical Support: www.microchip.com/support Web Address: www.microchip.com	Australia - Sydney Tel: 61-2-9868-6733 China - Beijing Tel: 86-10-8569-7000 China - Chengdu Tel: 86-28-8665-5511 China - Chongqing Tel: 86-23-8980-9588 China - Dongguan Tel: 86-769-8702-9880 China - Guangzhou Tel: 86-20-8755-8029 China - Hangzhou Tel: 86-571-8792-8115 China - Hong Kong SAR Tel: 852-2943-5100 China - Nanjing Tel: 86-25-8473-2460 China - Qingdao Tel: 86-532-8502-7355 China - Shanghai Tel: 86-21-3326-8000 China - Shenyang Tel: 86-24-2334-2829 China - Shenzhen Tel: 86-755-8864-2200 China - Suzhou Tel: 86-186-6233-1526 China - Wuhan Tel: 86-27-5980-5300 China - Xian Tel: 86-29-8833-7252 China - Xiamen Tel: 86-592-2388138 China - Zhuhai Tel: 86-756-3210040	India - Bangalore Tel: 91-80-3090-4444 India - New Delhi Tel: 91-11-4160-8631 India - Pune Tel: 91-20-4121-0141 Japan - Osaka Tel: 81-6-6152-7160 Japan - Tokyo Tel: 81-3-6880-3770 Korea - Daegu Tel: 82-53-744-4301 Korea - Seoul Tel: 82-2-554-7200 Malaysia - Kuala Lumpur Tel: 60-3-7651-7906 Malaysia - Penang Tel: 60-4-227-8870 Philippines - Manila Tel: 63-2-634-9065 Singapore Tel: 65-6334-8870 Taiwan - Hsin Chu Tel: 886-3-577-8366 Taiwan - Kaohsiung Tel: 886-7-213-7830 Taiwan - Taipei Tel: 886-2-2508-8600 Thailand - Bangkok Tel: 66-2-694-1351 Vietnam - Ho Chi Minh Tel: 84-28-5448-2100	Austria - Wels Tel: 43-7242-2244-39 Fax: 43-7242-2244-393 Denmark - Copenhagen Tel: 45-4485-5910 Fax: 45-4485-2829 Finland - Espoo Tel: 358-9-4520-820 France - Paris Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79 Germany - Garching Tel: 49-8931-9700 Germany - Haan Tel: 49-2129-3766400 Germany - Heilbronn Tel: 49-7131-72400 Germany - Karlsruhe Tel: 49-721-625370 Germany - Munich Tel: 49-89-627-144-0 Fax: 49-89-627-144-44 Germany - Rosenheim Tel: 49-8031-354-560 Israel - Ra'anana Tel: 972-9-744-7705 Italy - Milan Tel: 39-0331-742611 Fax: 39-0331-466781 Italy - Padova Tel: 39-049-7625286 Netherlands - Drunen Tel: 31-416-690399 Fax: 31-416-690340 Norway - Trondheim Tel: 47-72884388 Poland - Warsaw Tel: 48-22-3325737 Romania - Bucharest Tel: 40-21-407-87-50 Spain - Madrid Tel: 34-91-708-08-90 Fax: 34-91-708-08-91 Sweden - Gothenberg Tel: 46-31-704-60-40 Sweden - Stockholm Tel: 46-8-5090-4654 UK - Wokingham Tel: 44-118-921-5800 Fax: 44-118-921-5820