

UG0863

**User Guide
HDMI RX**





a  **MICROCHIP** company

Microsemi Headquarters

One Enterprise, Aliso Viejo,
CA 92656 USA

Within the USA: +1 (800) 713-4113

Outside the USA: +1 (949) 380-6100

Sales: +1 (949) 380-6136

Fax: +1 (949) 215-4996

Email: sales.support@microsemi.com
www.microsemi.com

©2019 Microsemi, a wholly owned subsidiary of Microchip Technology Inc. All rights reserved. Microsemi and the Microsemi logo are registered trademarks of Microsemi Corporation. All other trademarks and service marks are the property of their respective owners.

Microsemi makes no warranty, representation, or guarantee regarding the information contained herein or the suitability of its products and services for any particular purpose, nor does Microsemi assume any liability whatsoever arising out of the application or use of any product or circuit. The products sold hereunder and any other products sold by Microsemi have been subject to limited testing and should not be used in conjunction with mission-critical equipment or applications. Any performance specifications are believed to be reliable but are not verified, and Buyer must conduct and complete all performance and other testing of the products, alone and together with, or installed in, any end-products. Buyer shall not rely on any data and performance specifications or parameters provided by Microsemi. It is the Buyer's responsibility to independently determine suitability of any products and to test and verify the same. The information provided by Microsemi hereunder is provided "as is, where is" and with all faults, and the entire risk associated with such information is entirely with the Buyer. Microsemi does not grant, explicitly or implicitly, to any party any patent rights, licenses, or any other IP rights, whether with regard to such information itself or anything described by such information. Information provided in this document is proprietary to Microsemi, and Microsemi reserves the right to make any changes to the information in this document or to any products and services at any time without notice.

About Microsemi

Microsemi, a wholly owned subsidiary of Microchip Technology Inc. (Nasdaq: MCHP), offers a comprehensive portfolio of semiconductor and system solutions for aerospace & defense, communications, data center and industrial markets. Products include high-performance and radiation-hardened analog mixed-signal integrated circuits, FPGAs, SoCs and ASICs; power management products; timing and synchronization devices and precise time solutions, setting the world's standard for time; voice processing devices; RF solutions; discrete components; enterprise storage and communication solutions, security technologies and scalable anti-tamper products; Ethernet solutions; Power-over-Ethernet ICs and midspans; as well as custom design capabilities and services. Learn more at www.microsemi.com.

Contents

1 Revision History	1
1.1 Revision 1.0	1
2 Introduction	2
3 Hardware Implementation	3
3.1 Phase Aligner	5
3.2 TMDS Decoder	5
3.3 Channel to Channel De-skew	5
3.4 Display Data Channel (DDC)	6
4 Inputs and Outputs	7
4.1 Ports	7
4.2 Testbench Simulation	8
4.3 Simulation Results	10
4.4 Resource Utilization	11

Figures

Figure 1	HDMI RX Block Diagram	3
Figure 2	Receiver Detailed Block Diagram	4
Figure 3	Channel to Channel De-skew	6
Figure 4	Creating SmartDesign Testbench	8
Figure 5	Naming SmartDesign Testbench	8
Figure 6	HDMI RX in Libero SoC Catalog	8
Figure 7	Promote to Top Level	9
Figure 8	Generate Component	9
Figure 9	Simulating Testbench	10
Figure 10	ModelSim Tool with HDMI RX Testbench File	10
Figure 11	Video Data	11
Figure 12	Horizontal Sync and Vertical Sync Signals	11
Figure 13	Bit-slip Generation and Data Adjustment	11
Figure 14	EDID Signals	11

Tables

Table 1	Inputs and Outputs	7
Table 2	Resource Utilization	11

1 Revision History

The revision history describes the changes that were implemented in the document. The changes are listed by revision, starting with the most current publication.

1.1 Revision 1.0

This is the first publication of this document.

2 Introduction

Microsemi's HDMI RX IP supports receiving video data according to the HDMI standard specification. The following are the features for HDMI IP:

- Supports HDMI 2.0
- Supports 8-bits color depth
- Supports resolutions up to 1920x1080 at 60 Hz
- Detects Hot-Plug
- Supports Decoding Scheme – TMDS
- Supports Display Data Channel (DDC) and Enhanced Display Data Channel (E-DDC)

HDMI RX IP is specifically designed for PolarFire devices supporting HDMI 2.0 at resolutions of 1920x1080 up to 60 frames per second with maximum bandwidths up to 4.5 Gbps. RX IP supports Hot Plug Detect (HPD) for monitoring power on/off and unplug/plug events to indicate communication between HDMI source and HDMI sink. The HDMI Source uses the DDC to read the Sink's Extended Display Identification Data (EDID) to discover the Sink's configuration and/or capabilities. The HDMI RX IP has pre-programmed EDID that can be read by a HDMI source through standard I2C channel.


PolarFire device Transceiver is used along with RX IP to de-serialize serial data into 10-bit data. The data channels in HDMI are allowed to have a considerable skew between them. The HDMI RX IP removes the skew among the data channels by using FIFOs.

The IP converts the Transition Minimized Differential Signaling (TMDS) data received from HDMI source through transceiver into 24-bit RGB pixel data and control signals. The 4 standard control tokens specified in HDMI protocol are used to phase align the data during deserialization.

3 Hardware Implementation


The following figure describes the HDMI RX IP interface with XCVR:

Figure 1 • HDMI RX Block Diagram



HDMI RX consists of three stages. In the first stage, the phase aligner aligns the parallel data with respect to control token boundaries using transceiver bit slip. In the second stage, TMDS decoder converts the 10 bit encoded data into 8 bit video pixel data and 2 bit control signals.

In the third stage, the skew between the clocks of R,G and B lanes is removed using FIFOs.

Figure 2 • Receiver Detailed Block Diagram

3.1 Phase Aligner

The 10 bit parallel data from the XCVR is not aligned with respect to the TMDS encoded word boundaries. The parallel data needs to be bit shifted and aligned in order to decode the data. Phase aligner correctly aligns the incoming parallel data to word boundaries using bit-slip technique. XCVR in PMA mode allows bit-slip feature, where it adjusts the alignment of 10-bit deserialized word by 1-bit. Every time, after adjusting the 10-bit word by 1-bit slip position, it is compared with any one of the 4 control tokens to lock the position during control period. The 10-bit word is correctly aligned and considered valid for the next stages.

Each color channel has its own phase aligner, the TMDS decoder starts decoding only when all the phase aligners are locked to correct word boundaries.


3.2 TMDS Decoder

TMDS decoder decodes the 10bit deserialized from transceiver into 8 bit pixel data, HSYNC and VSYNC. The HSYNC and VSYNC signals are generated from the blue channel control signals. The TMDS decoder of each channel operates on its own clock and hence can have a certain skew between the channels.

3.3 Channel to Channel De-skew

A FIFO based deskew logic is used to remove the skew between the channels.

Each channel receives a valid signal from the phase alignment units to indicate, if the incoming 8-bit data from TMDS decoder are valid. If all channels are valid (have achieved phase alignment), FIFO module starts passing data through (continuously writing in and reading out). The dual-clock FIFOs synchronize all three data streams to the blue channel clock to remove the relevant skew. The following diagram describes about channel to channel de-skew technique.

Figure 3 • Channel to Channel De-skew

3.4 Display Data Channel (DDC)

The DDC is a communication channel based on the I2C bus specification. The Source will use I2C commands to read information from a Sink's E-EDID with a slave address. The HDMI RX IP uses predefined EDID with multiple resolution support up to 1920x1080 at 60Hz. The EDID represents the display name as **PolarFire display**.

4 Inputs and Outputs

4.1 Ports

The following table describes the input and output ports of HDMI RX IP.

Table 1 • Inputs and Outputs


Signal Name	Direction	Width	Description
RESET_N_I	Input	1 bit	Asynchronous active low reset signal.
R_RX_CLK_I	Input	1 bit	Parallel clock for "R" channel from XCVR.
G_RX_CLK_I	Input	1 bit	Parallel clock for "G" channel from XCVR.
B_RX_CLK_I	Input	1 bit	Parallel clock for "B" channel from XCVR.
R_RX_VALID_I	Input	1 bit	Valid signal from XCVR for "R" channel parallel data.
G_RX_VALID_I	Input	1 bit	Valid signal from XCVR for "G" channel parallel data.
B_RX_VALID_I	Input	1 bit	Valid signal from XCVR for "B" channel parallel data.
DATA_R_I	Input	10 bits	Received "R" channel parallel data from XCVR.
DATA_G_I	Input	10 bits	Received "G" channel parallel data from XCVR.
DATA_B_I	Input	10 bits	Received "B" channel parallel data from XCVR.
SCL_I	Input	1 bit	I2C serial clock input for DDC.
HPD_I	Input	1 bit	Hot Plug Detect Input signal.
SDA_I	Input	1 bit	I2C serial data input for DDC.
EDID_CLK_I	Input	1 bit	System clock for I2C module.
BIT_SLIP_R_O	Output	1 bit	Bit slip signal to "R" channel of transceiver.
BIT_SLIP_G_O	Output	1 bit	Bit slip signal to "G" channel of transceiver.
BIT_SLIP_B_O	Output	1 bit	Bit slip signal to "B" channel of transceiver.
DATA_VALID_O	Output	1 bit	Data valid output ('1', for video data '0', for control data).
H_SYNC_O	Output	1 bit	Active horizontal sync pulse.
V_SYNC_O	Output	1 bit	Active vertical sync pulse.
R_O	Output	8 bits	Decoded "R" data.
G_O	Output	8 bits	Decoded "G" data.
B_O	Output	8 bits	Decoded "B" data.
SDA_O	Output	1 bit	I2C serial data output for DDC.
HPD_O	Output	1 bit	Hot Plug Detect Output Signal.

4.2 Testbench Simulation

Testbench is provided to check the functionality of HDMI RX core. The following steps describe how to simulate the core using the testbench:


1. In the **Design Flow** window, expand **Create Design**.
2. Right-click **Create SmartDesign testbench** and click **Run**, see the following figure:

Figure 4 • Creating SmartDesign Testbench



3. Enter a name for the SmartDesign testbench, and click **OK**.


Figure 5 • Naming SmartDesign Testbench




SmartDesign testbench is created, and a canvas appears to the right of the Design Flow pane.

4. In the **Libero SoC Catalog** (**View > Windows > Catalog**), expand **Solutions-Video**, and drag the **HDMI RX IP** core onto the SmartDesign testbench canvas.


Figure 6 • HDMI RX in Libero SoC Catalog




5. Select all the ports, right-click, and select **Promote to Top Level**, as shown in the following figure:

Figure 7 • Promote to Top Level


6. Click **Generate Component** from the SmartDesign tool bar, as shown in the following figure:

Figure 8 • Generate Component

7. On Stimulus Hierarchy tab, right-click HDMI_RX_TB testbench file, and click **Open Interactively** from Simulate Pre-Synth Design.

Figure 9 • Simulating Testbench

The ModelSim tool appears with the test bench file loaded as shown in the following figure:


Figure 10 • ModelSim Tool with HDMI RX Testbench File

If the simulation is interrupted because of the runtime limit in the DO file, use the run -all command to complete the simulation.


4.3

Simulation Results


The following timing diagram for HDMI RX IP shows video data and control data periods.

Figure 11 • Video Data


The following diagram shows the hsync and vsync outputs for corresponding control data inputs.

Figure 12 • Horizontal Sync and Vertical Sync Signals

The following diagram shows bit-slip enable and data-adjustment.

Figure 13 • Bit-slip Generation and Data Adjustment

The following diagram shows EDID part.

Figure 14 • EDID Signals

4.4 Resource Utilization

HDMI RX IP is implemented in PolarFire FPGA (MPF300T - 1FCG1152I Package). The following table describes the resources utilized by the FPGA.

Table 2 • Resource Utilization

Resource	Usage
DFFs	514
4LUTs	710