



COMPANY CONFIDENTIAL

Introduction

The following document provides guidelines for designing a PoE system Powered Device (PD) compliant with IEEE 802.3af (IEEE802.3at Type 1) or 802.3at (Type 2) standards by using Microsemi's PD70101 or PD70201 PD Front End and PWM Controller ICs. The PD70101 and PD70201 ICs are integrated POE Powered Device (PD) Front end and PWM controller for IEEE 802.3af and IEEE 802.3at applications, respectively. The Front End section of the PD70101 IC provides all necessary detection, classification, and operating current levels compliant with the IEEE 802.3af PoE standard. The Front end section of the PD70201 IC provides the necessary detection, classification, 2-event mark for "AT" flag, and operating current levels compliant with the IEEE 802.3at Type 2 standard. The PWM controller section of both PD70101 and PD70201 ICs integrate all functions necessary to provide a complete DC/DC solution for both isolated and non-isolated application requirements.

This document includes a brief overview of PoE functionality with respect to the applicable standards; however it is not to be considered a substitute for the IEEE standards. The applicable standard should always be consulted when making decisions affecting the design of the circuit.

Applicable Documents

- IEEE 802.3af-2003 standard, DTE Power via MDI
- IEEE802.3at-2009 standard, DTE Power via MDI
- Microsemi Application Note AN193, Designing a type1/2 IEEE 802.3af/at Powered Device Using PD70100/PD70200 Front End ICs, catalogue number 06-0129-080
- PD70101/PD70201 datasheet, catalogue number 06-0132-058

POE Overview



In its simplest form, PoE consists of a power source, referred to as Power Source Equipment (PSE), an Ethernet cable (typically contained in an infrastructure) with maximum length of 100 meters, and a Powered Device (PD) which accepts both data and power from the Power Interface (PI) of the Ethernet cable. The PI is typically an eight pin RJ45 type connector. Per IEEE 802.3at specification, power may be transmitted on one set of 2-pair combinations, designated "Alternate A" or Alternate B". A diagram of this arrangement is shown in Figure 1.

IEEE 802.3af or IEEE 802.3at type 1 PSEs are designed to operate with Ethernet cabling which may include CAT3 (per TIA/EIA 568). As such they may contain 26AWG wire. A cable of this type may impose a 20Ω maximum power loop resistance to a PSE operating into the maximum specified 100 meter cable length. IEEE 802.3at type 2 PSEs are designed to operate at higher output power levels with CAT 5 or higher (per TIA/EIA 568) Ethernet cabling. These cables contain 24AWG wire (or better) and may impose a maximum 12.5Ω power loop resistance to a PSE operating into the maximum specified 100 meter cable length. The voltage drop and internal temperature rise created in a 100 meter Ethernet cable affect the voltage and current available to the PD. A brief comparison between the AF and AT standards for the PSE and the PD are presented in Tables 1 and 2, respectively.

In addition to IEEE 802.3af/at specifications, a compatible PSE may transmit power over all 4 pairs for additional power available to the PD application.

For further information regarding POE please consult Microsemi Application Note AN193, Designing a type1/2 IEEE 802.3af/at Powered Device Using PD70100/PD70200 Front End ICs, catalogue number 06-0129-080.

COMPANY CONFIDENTIAL


Alternative A

Alternative B
Figure 1: Basic PoE Configuration for IEEE 802.3at Standard



Designing a Type-1/2 IEEE 802.3at/af Powered Device

Using PD70101/PD70201 PD Front-End With Integrated PWM Controller ICs

COMPANY CONFIDENTIAL

Comparison of IEEE 802.3af and IEEE 802.3at Standards for PSE		
PSE Requirements	IEEE 802.3af or IEEE 802.3at type 1	IEEE 802.3at type 2
Guaranteed Power at PSE Output	15.4W	30W
PSE Output Voltage	44V to 57V	50V to 57V
Guaranteed Current at PSE Output	350mA DC with up to 400mA peaks	600mA DC with up to 686mA peaks
Maximum Cable Resistance	20Ω	12.5Ω
Physical Layer Classification	Optional	Mandatory
Supported Physical Layer Classification Classes	Class 0 to Class 3	Class 4 - mandatory
Data Link Classification	Optional	Mandatory
2-Events Classification	Not required	Mandatory
4 pairs power feeding	Not allowed	Allowed with 2 collocated PSEs
Communication Supported	10/100 BASE-T (Midspans) 10/100/1000 BASE-T (switches)	10/100/1000 BASE-T Including Midspans (Both type1 and type2)

Table 1: IEEE 802.3af and 802.3at Standards for PSE

Comparison of IEEE 802.3af and IEEE 802.3at Standards for PD		
PD Requirements	IEEE 802.3af or IEEE 802.3at type 1	IEEE 802.3at type 2
Guaranteed Power at PD Input	12.95W	25.50W
PD Input Voltage	37V to 57V	42.5V to 57V
Guaranteed Current at PD Input	350mA DC with up to 400mA peaks	600mA DC with up to 686mA peaks
Maximum Cable Resistance	20Ω	12.5Ω
Physical Layer Classification	Mandatory (no class = Class 0)	Mandatory
Supported Physical Layer Classification Classes	Class0 to Class3	Class 4 - mandatory
Data Link Classification	Optional	Mandatory
2-Events Classification	Not required	Mandatory
4 pairs power receiving	Allowed	Allowed
Communication Supported	10/100 BASE-T (Midspans) 10/100/1000 BASE-T (switches)	10/100/1000 BASE-T Including Midspans (both type1 and type2)

Table 2: IEEE 802.3af and 802.3at Standards for PD

PD70101/PD70201 Features

- IEEE 802.3af (IEEE802.3at Type 1) Compliant (PD70101)
- IEEE802.3at Type 2 Compliant (PD70201)
- Support up to 47.7W 4 pair systems with a single PD70201
- Provides PD Detection Signature
- Programmable PD Classification Signature
- Supports 2 Event Classification Flag (PD70201)
- Active Low, Open Drain Power Good Signal
- Integrated Isolation Switch
- 24.9K Ω signature resistor disconnection when power is on
- Inrush Current Limit (Soft Start)
- Integrated 10.5V Start-up Supply for integrated DC/DC controller
- Internal Discharge Circuitry for up to 220 μ F DC/DC Bulk Capacitor
- Wide Temperature Operating Range -40°C to +85°C
- On-Chip Thermal Protection
- 100 kHz to 500 kHz adjustable DC-DC switching frequency
- DC/DC frequency can be synchronized to external clock
- Supports low power mode operation for higher efficiency
- Soft-start circuit to control the output voltage rise time
- Support efficient synchronous rectification
- PoE Port Input UVLO with programmable threshold and hysteresis
- Internal differential amplifier simplifying non-isolated step down converter
- Over load and short circuit protection

Using PD70101/PD70201: Front End Section

The PD70101's Front End section provides the necessary Detection, Classification, and Isolation Switch control functions for a PoE-powered device conforming to IEEE 802.3af or 802.3at type 1 standards. The PD70201's Front End section provides the same functions as the PD70101, with an additional higher Isolation Switch current capability, additional 2-Events- Classification detection and AT Flag generation conforming to IEEE 802.3at type 2 standards. Both chips are designed for minimal external components.

PD70101/PD70201 IC may be configured as an alternate two or four pair system (see Figure 2) in which one PD70101/PD70201 IC is driven from both diode bridges (output terminals connected in parallel), or may be configured as a four pair system (see Figure 3) in which a single PD70101/PD70201 IC and a single PD70100/PD70200 IC are driven individually by one of the two diode bridges. In four pair, two IC systems the isolation switch output terminals of the PD70101/PD70201 IC and the PD70100/PD70200 IC are connected together in parallel, and the two chips VPP inputs are isolated from one another by using two suitable diodes, each in series with VPP. For each IC, required capacitors of 50nF to 120nF (68nF typically used) are connected across the positive and negative output terminals of the each diode bridge. This configuration, as opposed to the two pair system, allows available output power to affectively double.

In an alternate two pair/four pair single IC system, the two input diode bridge's outputs are wired in parallel, and the common output supplies input power (VPP (+), VPN_IN (-)) to the PD70101/PD70201 IC, which by means of the integrated PWM controller, drives an isolated or non-isolated DC/DC converter (depends on application requirements). The paralleled output terminals from the two diode bridges are connected to the PD70101/PD70201 IC at VPP (positive connection, pin 32), and VPN_IN (negative connection, pin 5). This connection requires a single capacitor of 50nF to 120nF (68nF typically used) connected across the positive and negative output terminals of the paralleled diode bridges. This 68nF capacitor meets the IEEE 802.3af/at standard requirement for hardware detection.

The output connections from the PD70101/PD70201 Front End section are made at VPP (positive connection, pin 32), and VPN_OUT (negative connection, pin 8). VPN_OUT is the primary ground connection from the integrated isolation switch of the PD70101/PD70201 IC to the DC/DC converter. The IC's exposed center pad should be connected electrically to VPN_IN (pin 5)

In addition to the PD70101/PD70201 Front End section's basic input/output connections, the following components are required for a typical application:

- **Detection Resistor:** Connect a 24.9k Ω \pm 1% resistor between VPP and RDET (Pin 1). This resistor is used to satisfy the Detection signature. A low wattage type may be used as there is less than a 7mW stress on this resistor while Detection phase is active, and the resistor is disconnected after power is on.
- **Reference Resistor:** Connect a 243k Ω \pm 1% resistor between RREF (pin 3) and VPN_IN (pin 5). This resistor should be located as close as

practical to the PD70101/PD70201 IC. A low wattage type may be used (there is less than 1mW stress on this resistor).

- **Classification Current Resistor:** The value of this resistor determines the PD current draw during Classification Phase. Values corresponding to IEEE compliant classification levels are shown in Table 4. Connect this resistor between RCLASS (pin 4) and VPN_IN (pin 5).
- **Power Good Pull-up:** Power Good signal is available at PGOOD (pin 2). A PGOOD flag is generated low voltage to optionally inform the application that the power rails for the integrated DC/DC controller are ready, and the DC/DC has begun soft-start. This signal can be used to disable any external input to the PD70101/PD70201's ENABLE pin (pin 10) when operating in a 4-pairs dual IC configuration. PGOOD is an open drain pin which requires a resistor pull-up to be functional. Pull-up voltage on this pin cannot exceed 74V and is recommended to be pulled up to a voltage no higher than VPP. This pin active low and rated at 0.4V and 0.75mA.
- **AT Flag Pull-up (PD70201 only):** AT Flag signal is available at AT_FLAG (pin 7). An AT_FLAG is generated low voltage to inform the application that the PSE providing PD power is IEEE 802.3at compliant. This is an open drain pin which

requires a resistor pull-up to be functional. Pull-up voltage on this pin cannot exceed 74V and is recommended to be pulled up to a voltage no higher than VPP. This pin is active low and rated at 0.4V and 0.75mA.

- **Start-up Supply Output Capacitor:** The PD70101/PD70201 contains an internal low power (2mA continuous) regulated DC output available for use as a start-up supply for the integrated DC/DC converter controller. This supply output is available on the VCC pin (pin 31), and is intended to be used in conjunction with an external bootstrapped supply, also connected to the VCC pin. The PD70101/PD70201's VCC pin provides power input to the internal supply rails for the integrated DC/DC controller. The bootstrapped supply input to VCC is typically provided by means of an auxiliary output from the DC/DC converter, but may be provided by means of any voltage source with a maximum output voltage of 15V (15V provides a safe operating range for the gate drive outputs). The internal start-up supply regulator requires a ceramic capacitor of minimum 4.7μF, to be connected directly between VCC (pin 31) and VPN_OUT (pin 8).

Programmed Classification Signature RCLASS Resistance Values				
Class	RCLASS Resistor Value	PD70101/PD70201 Current Draw During Classification		
		Min.	Average	Max.
0	Open	0		3mA
1	113Ω ±1%	9.5mA	10.5mA	11.5mA
2	64.9Ω ±1%	17.5mA	18.5mA	19.5mA
3	42.2Ω ±1%	26.5mA	28mA	29.5mA
4	30.9Ω ±1%	38mA	40mA	42mA

Table 4: RCLASS Resistance Values

A single PD70101/PD70201 IC may be operated with 4 pairs for extended power capability. Up to 47.7W (PD70201 operating at IEEE 802.3at input voltage levels) is supported. The component requirements for a single PD70101/PD70201 operating with 4 pairs are the same as single IC applications operating with 2 pairs.


A typical 2 pairs/4pairs single IC configuration is outlined in Figure 3.

Some applications may require an indication if power is provided on 4 pairs, or 2 pairs only. An additional circuit may be optionally added to sense if input POE power is provided on 2 pairs or 4 pairs. This circuit is shown in the application example of Figure 2.

Using PD70101/PD70201 PD Front-End With Integrated PWM Controller ICs

Referencing the optional circuit of Figure 2, the PD70101/PD70201 detection resistor, RDET, is not used, and is replaced by two detection resistors, R3 and R5, which provide the required resistor detection signature for each individual 2 pairs input. R3 and R5 also provide pull up current so that the presence of the individual 2 pairs input may be sensed and combined into a logical OR function via diodes D1 thru D6. The output of this circuit is then used to

drive the switch circuit R4, R6, and Q1. The signal present at the Collector of Q1 will be low if only 2 pairs are present and high if all 4 pairs are providing power. Be aware that the output of this 4 pairs detection circuit is at POE voltage levels, and should not directly interface to low-level logic. If required, the Collector of Q1 can interface directly to an optoisolator as shown in the example.


Figure 2. Optional 4 Pairs PSE Detection




Figure 3. Typical 2 or 4 Pair Configuration with a Single PD70201 IC.

In a 4 pairs dual IC system, a single PD70101/PD70201 IC and a single PD70100/PD70200 are placed in a PD design, each driven by a separate diode bridge. The Isolation Switch output at VPN_OUT is connected in parallel for each IC, while the VPP inputs to PD70101 and PD70100 or PD70201 and PD70200 ICs are connected by means of series blocking diodes. The combined output terminals drive the input filter/bulk capacitor for the DC/DC converter. This affectively doubles the total input power capability to the DC/DC converter.

Under certain conditions, power available at the PI may be on two pairs only. Dual IC configurations where power is applied to only one of the two chips require certain considerations for the AT_FLAG and PGOOD signals.

The AT_FLAG should be connected in a wired-OR configuration. Since the AT_FLAG output is open drain configured, this signal may be easily wired-OR between the PD70101/PD70201 and PD70100/PD70200 ICs for a common AT_FLAG output connection by simply connecting the two AT_FLAG pins together with a common pull-up resistor.

In a dual IC configuration, the PGOOD signal from the PD70100/PD70200 is used to enable the PD70101/PD70201's integrated DC/DC controller during conditions when the PD70101/PD70201's Front End section is not powered, and as such requires special consideration. The

PD70101/PD70201's ENABLE pin (pin 10) is active high; it should be tied to ground when it is not used. An example of a dual chip use of DC/DC enable control is shown in Figure 4.

Providing individual PGOOD and AT_FLAG controls between two ICs is necessary for covering all possible power input configurations.

The V_{AUX} regulator output from the single PD70100/PD70200 IC must be connected to the VCC pin of the PD70101/PD70201 IC using a suitable blocking diode. In addition, a blocking diode must be added between the PD70101/PD70201 IC's VAUX pin (pin 31) and VCC pin (pin 30). Small, low current 30V diodes may be used for this requirement.

A typical 4 pairs, 2 IC configuration is outlined in Figure 4.

Operation with an External (non POE) DC Source

PD applications utilizing the PD70101/PD70201 IC may be operated with an external power source (DC wall adaptor). There are three methods of providing power with an external source:

- 1) External source connected directly to the PD70101/PD70201 Input (VPP to VPN_IN). Requires external source output voltage to be 40V minimum under all load conditions. The adaptor must provide a diode in series with VPP to block reverse current from a fully charged bulk capacitor.

- 2) External source connected directly to the PD70101/PD70201 output connection to the application. The external source output voltage will be dependent on the application input requirements. Both the external source and the PD70101/PD70201 IC's VPP must have series diodes to block reverse current. If the application's DC/DC converter contains a bootstrapped output connection to VCC, a suitable start-up circuit must be supplied for the external source, as the PD70101/PD70201's internal start-up supply will not function while powering the application with an external source in this configuration. In addition to the start-up supply requirement, an external enable signal is required, as the PD70101/PD70201's internal enable will not function while powering the application with an external

source in this configuration. If required, the additional start-up circuit and enable circuit will depend on the application requirements. Note: When not operating with an external adaptor, the PD70101/PD70201 IC's external enable pin should be tied to the GND pin (pin 23).

- 3) External source connected directly to the application's low voltage supply rails (output side of an isolated or non-isolated power supply). It is recommended the external source contain a series reverse current blocking diode and may optionally be isolated from the application power supply's output by means of a switched connection.

Three examples of PD70101/PD70201 configured with an external wall adaptor are diagrammed in Figure 5.







Figure 4: Typical 4 pairs configuration with a PD70200 and PD70201; shows use of ENABLE pin

COMPANY CONFIDENTIAL


CONFIGURATION #1: SOURCE CONNECTED TO PD70201 INPUT

CONFIGURATION #2: SOURCE CONNECTED TO PD70201 DC-DC CONVERTER

CONFIGURATION #3: SOURCE CONNECTED TO APPLICATION'S SUPPLY RAILS
Figure 5. External Power Input Configurations

Soft Start Current Limit

The PD70101/PD70201 IC provides Soft Start current limiting. A rising voltage of 36V to 42V between VPP and VPN_IN will enable the isolation switch in Soft Start Current Limit mode. During this time, the current through the isolation switch is limited to 240mA (typical). The PD70101/PD70201 IC continuously monitors the voltage drop across the isolation switch (VPN_OUT to VPN_IN) during Soft Start mode. When difference between voltages VPN_OUT and VPN_IN drops below 0.7V, the PD70101/PD70201 IC will switch to normal operating mode, in which the isolation switch is fully on, with over-current protection circuitry active.

Soft Start current limit is necessary to limit the inrush current created by the initial charge up of input capacitors upon system start-up. Large inrush currents can create large voltage sags at the PI, which in turn can cause system functions tied to event thresholds (such as AT_FLAG) to reset to their initial states. Soft Start current limit will significantly reduce the voltage sag upon start-up.

The PD70101/PD70201 IC Soft Start function limits current to a maximum of 320mA (240mA typical). Start-up into a fully discharged bulk capacitor will result in large power dissipation in the isolation switch for a period of time dependent on the size of the bulk capacitance. This occurs due to the initial voltage drop across the isolation switch. The maximum initial voltage drop across the isolation switch can be of 42V. In other words, the initial power dissipation of the isolation switch can be no higher than 13.4W (42V x 320mA). The maximum power dissipated by the isolation switch will decrease as the bulk capacitor charges, eventually decreasing to a maximum normal operating power dissipation of 74mW (PD70101) or 311mW (PD70201). The period of time required to switch from Soft Start mode to normal operation mode can be calculated using the following formula:

$$T = \frac{(\Delta V - 0.7) \times C}{I}$$

Whereas:

I = PD70101/PD70201 IC's current during soft start

C = Total input bulk capacitance

ΔV = Initial VPN_OUT – VPN_IN voltage at start of soft start ($\Delta V_{max} = VPP$)

The PD70101/PD70201 IC can safely operate with a total bulk capacitance of 220 μ F.

Bulk Capacitor Discharge

The PD70101/PD70201 IC provides discharge of the application bulk capacitor when VPP – VPN_IN falling voltage drops below the isolation switch turn-off threshold (31V to 34V). This feature insures that the application bulk capacitance does not discharge through the detection resistor, which can cause the detection signature to fail and prevent the PSE from starting the PD. While enabled, the discharge function provides a minimum controlled discharge current of 23.8mA, which flows through the VPP pin, internally through the isolation MOSFET's body diode, and out through the VPN_OUT pin. The discharge circuitry monitors the voltage difference between VPP – VPN_OUT, and remains active while the difference voltage is $1.5V \leq (VPP - VPN_OUT) \leq 32V$. The maximum time to discharge can be calculated by:

$$T = \frac{(\Delta V - 1.5V) \times C}{0.0228}$$

Whereas:

C = Total Input Bulk Capacitance

ΔV = Initial VPP – VPN_OUT Voltage at Isolation Switch Turn-off

Example: Assuming an initial capacitor voltage of 32V, it will take 294ms for a 220 μ F capacitor to discharge to a 1.5V level.

The PD70101/PD70201 discharge circuitry can be safely operated with a bulk capacitance of up to 220 μ F.

V_{AUX} regulated output is enabled only when the isolation switch is in normal operation mode. This insures DC/DC controller does not start prematurely.

PGOOD Output

PD70101 and PD70201 IC provide an open drain output indicating POE power good status. This output is in a high impedance state until VPP – VPN_IN voltage exceeds the isolation switch turn-on threshold, and isolation switch moves from Soft Start current limit mode to normal operation mode. Upon assertion, the PGOOD output switches to ground. When VPP – VPN_IN voltage falls below the isolation switch turn-off threshold, the PGOOD output reasserts back to high impedance state.

Using PD70101/PD70201 PD Front-End With Integrated PWM Controller ICs**AT_FLAG Output (PD70201 only)**

The PD70201 IC provides an open drain output indicating a 2 Events Classification was detected. This output is in a high impedance state until the VPP – VPN_IN voltage exceeds the isolation switch turn-on threshold and the isolation switch moves from Soft Start Current Limit mode to normal operation mode. It will then assert to low, but only if a 2 Events Classification Signature was recognized during Classification phase described earlier. Upon assertion, the AT_FLAG output switches to ground. The AT_FLAG output re-asserts back to the high impedance state when the VPP – VPN_IN voltage falls below the isolation switch turn-off threshold.

The AT_FLAG signal is synchronized with the PGOOD signal. For example, PGOOD can be asserted without asserting AT_FLAG, but AT_FLAG cannot be asserted without asserting PGOOD.

The AT_FLAG signal is typically used for indicating the PD application that PSE is capable of supplying AT power levels. Often the PD application is electrically isolated. The AT_FLAG is referenced to the primary ground. As such, it requires an optoisolator to provide an isolation barrier between primary ground and application ground for electrically isolated applications.

Thermal Protection

The PD70101/PD70201 IC provides thermal protection. Integrated thermal sensors monitor the internal temperatures of the isolation switch and classification current source. If the overtemperature threshold of either sensor is exceeded, that sensor's respective circuit will disable.

To insure trouble free operation, it is important that PD70101/PD70201 IC's exposed pad is mounted to a copper area on the PCB that provides an adequate heatsink.

Using PD70101/PD70201: PWM Controller Section

The PD70101/PD70201's PWM Controller section provides all functions necessary to control both isolated and non-isolated DC/DC topologies, including isolated Flyback and Forward converter topologies, as well as non-isolated Buck and Boost topologies.

The following considerations should be made when using the PD70101/PD70201 PWM controller:

- **Frequency Setting Resistor (RFREQ):** The value of this resistor determines the switching frequency, as well as sets the pin current for both SS and RCLP pins. The value of RFREQ is based on the following equation:

$$\text{Freq} = 10 \times 10^9 / R_{\text{FREQ}}$$
$$\text{Resistor Range} = 100\text{k}\Omega \text{ to } 20\text{k}\Omega$$

- **Soft Start Charge Current:** The DC/DC soft start time is determined by the value of the

capacitor connected to the SS pin, and the SS pin's charging current. The charging current is calculated:

$$I_{SS_CHG} = 1.2V/R_{FREQ}$$

The time required for soft start to complete is determined by the time required for the SS pin voltage to transition from 0 to 1.1V (min). This can be calculated with the following equation:

$$T_{SS} = (R_{FREQ} \times C_{SS} \times 1.1)/1.2$$

- **Low Power Mode Clamp Threshold:** The Low Power Mode Clamp Threshold is set by the resistor connected between RCLP pin (pin 17) and GND. The value is determined by the following equation:

$$V_{CLAMP} = 0.3 \times (R_{CLP}/R_{FREQ})$$

The clamp voltage determines the threshold below which the DC/DC converter enters low power skip mode (LPM). This threshold is typically set as a percentage of the peak inductor current at maximum output load and minimum input voltage. V_{CLAMP} voltage equates to a percentage of peak current by the following:

$$I_{LPM} = [(0.9 \times V_{CLAMP})/1.2] \times I_{PK(MAX)}$$

$I_{PK(MAX)}$ = maximum peak inductor current set by the current sense resistor (assumes $V_{RCS} = 0.12V$ at maximum peak current).

During start up, it starts with LPM mode until V_{comp} voltage goes higher than 0.2V and/or $V_{CLAMP} \leq 1.11 \times (V_{COMP} - 0.25V)$, ($V_{COMP} \geq 0.25V$). Connecting the RCLP pin to ground disables LPM mode during normal operation.

- **VPP UVLO:** The PD70101/PD70201 ICs offer a VPP monitoring UVLO function. The UVLO function is dependent on the voltage present at the VINS pin (pin 11), and will switch states based on a 1.2V threshold. Hysteresis may be programmed in by means of a resistor connected between HYST pin (pin 12) and VINS pin. Components are determined as follows:

$$V_{HYST} = \text{HYST Pin Output High (5V typ.)}$$

$$V_h = \text{Desired Hysteresis}$$

$$V_{RISING} = \text{Upper Voltage Threshold}$$

$$\text{Set } R3 \text{ such that } (V_{HYST} - 1.2)/R3 \leq 10\mu A$$

$$R1 = R3 \times (V_h/V_{HYST})$$

$$R2 = 1/[(V_{RISING}/(1.2 \times R1)) - (1/R1) - (1/R3)]$$

Design Example

The following is a design example for a 48W DC/DC Flyback converter using the PD70201 IC. A schematic and parts list of the 48W example can be found in Figures 7.

- **Design Requirements:**

V_{min} := 32	Minimum Input Voltage
V_{max} := 57	Maximum Input Voltage
V_{out} := 12	Output Voltage
P_{out} := 48	Maximum Output Power
Eff := .90	Estimated Efficiency
F_{sw} := 200k	Switching Frequency
V_{aux} := 12	Auxillary Output Voltage
T_{amb} := 70	Ambient Operating Temperature

Flyback operation in DCM is best for output power less than 30W; therefore the design will be a CCM design.

- **Estimated Secondary Diode Drop:**

Synchronous Rectification is used in place of a blocking diode; choose FDMS86322 N-FET.

Sync Transistor: FDMS86322; $R_{DSon} = 0.008$ at 25°C

$$I_{out} := \frac{P_{out}}{V_{out}} \quad I_{out} = 4$$

$$K_t := 1.58 \quad \text{Multiplier for } 100^\circ C$$

$$r_{dson} := 0.008 \cdot K_t$$

$$d_{drop} := I_{out} \cdot r_{dson} \quad d_{drop} = 0.051$$

- **Transformer Turns Ratio:**

Transformer Turns Ratio is driven by V_{min} , V_{out} , the secondary diode drop, and the controller's maximum duty cycle. Per the datasheet, maximum duty cycle for the PD70201 = 46%.

$$D_{max} := 0.46$$

$$T_{ratio} := \frac{V_{out} + d_{drop}}{D_{max} \cdot V_{min}} - \frac{V_{out} + d_{drop}}{V_{min}}$$

$$T_{ratio} = 0.442 \quad \text{Secondary to Primary (Ns/Np) Turns Ratio}$$

For our design, we will increase the Turns Ratio to 0.444. 0.444 gives a N_p/N_s Turns Ratio of 2.25:1, a more practical value.

- **Required Primary Inductance:**

Minimum required primary inductance is based on the desired ripple factor (Krf), which is defined as the percentage of peak to peak inductor ripple current versus inductor average current. This number sets the point in which the primary inductance changes from CCM to DCM operation. A good rule of thumb is to set this number between 0.5 to 1.4. For our design, we will set it to 0.7.

$K_{rf} := 0.7$ Krf is the ratio of inductor ripple to inductor average current

$$L_{pri} := \frac{Eff \cdot V_{min}^2 \cdot \left(\frac{V_{out} + \underline{ddrop}}{Tratio} \right)^2}{K_{rf} \cdot F_{sw} \cdot P_{out} \cdot \left[V_{min} + \left(\frac{V_{out} + \underline{ddrop}}{Tratio} \right) \right] \cdot \left[\left(\frac{V_{out} + \underline{ddrop}}{Tratio} \right) + Eff \cdot V_{min} \right]}$$

$$L_{pri} = 3.054 \times 10^{-5}$$

Nominal Primary Inductance (allows for +/- 15%):

$$L_{nom} := L_{pri} \cdot 1.15 \quad L_{nom} = 3.512 \times 10^{-5}$$

Transformer Primary/Secondary Currents:

Average Input Current:

$$I_{inavg} := \frac{P_{out}}{Eff \cdot V_{min}} \quad I_{inavg} = 1.667$$

Average Primary Current:

$$I_{priavg} := \frac{I_{inavg}}{D_{max}} \quad I_{priavg} = 3.623$$

Primary Ripple:

$$I_{priripple} := I_{priavg} \cdot K_{rf} \quad I_{priripple} = 2.536$$

Peak Primary Current:

$$I_{pripk} := \frac{I_{priripple}}{2} + I_{priavg} \quad I_{pripk} = 4.891$$

Primary Circuit RMS Current:

$$I_{pri rms} := \sqrt{D_{max} \cdot \left[I_{pripk}^2 - (I_{pripk} \cdot I_{priripple}) + \frac{I_{priripple}^2}{3} \right]}$$

$$I_{pri rms} = 2.507$$

Secondary Circuit RMS Current:

$$I_{secpk} := \frac{I_{pripk}}{Tratio} \quad I_{secpk} = 11.016$$

$$I_{sec rms} := \sqrt{(1 - D_{max}) \cdot \left[I_{secpk}^2 - \left(I_{secpk} \cdot \frac{I_{priripple}}{Tratio} \right) + \frac{I_{priripple}^2}{Tratio^2 \cdot 3} \right]}$$

$$I_{sec rms} = 6.118$$

Transformer Specifications:

Based on the calculations above, the following can be given to a transformer manufacturer for transformer fabrication:

Primary Voltage Range:

$$V_{min} = 32$$

$$V_{max} = 57$$

Secondary Voltage & Power:

$$V_{out} = 12 \quad P_{out} = 48$$

Auxilliary Voltage & Power:

$$V_{aux} = 12 \quad P_{aux} = 1.2$$

$$F_{sw} = 2 \times 10^5 \quad \text{Switching Frequency}$$

$$D_{min} := \frac{V_{out} + \underline{ddrop}}{V_{out} + \underline{ddrop} + Tratio \cdot V_{max}} \quad D_{min} = 0.323$$

Maximum Primary Operating Volt-Seconds:

$$V_{secmax} := \frac{D_{min} \cdot V_{max}}{F_{sw}} \quad V_{secmax} = 9.193 \times 10^{-5}$$

Open Circuit Primary Inductance (+/- 15%):

$$L_{nom} = 3.512 \times 10^{-5}$$

Turns Ratio:

$$N_{aux} := \frac{V_{aux}}{V_{out}} \quad \text{Turns Ratio Calculation for Aux Winding}$$

$$N_{sec}/N_{pri} := \frac{Tratio}{1} = 0.444 \quad N_{pri}/N_{sec} := \frac{1}{Tratio} = 2.252$$

$$N_{aux}/N_{sec} := N_{aux} = 1$$

Winding Currents:

$$I_{pri rms} = 2.507 \quad I_{priavg} = 3.623$$

$$I_{pripk} = 4.891 \quad I_{sec rms} = 6.118$$

Primary Clamp Equations:

The maximum transformer primary voltage seen across the V_{DS} of the primary transistor during the off period will be greater than the maximum input voltage by a factor of the secondary voltage reflected by the transformer's turns ratio *plus* the voltage generated by the leakage inductance of the primary. Because of this, a suitable clamp is required to insure the primary voltage does not exceed the transistor's maximum V_{DS} . There are many types of clamps available to the designer; each has its merits and drawbacks. For this design the more common RCD clamp will be used. An example of an RCD clamp is outlined in

figure 7. The first step is to select a maximum V_{DS} transistor rating. The reflected voltage is found:

Reflected Mosfet Drain Voltage:

$$\underline{Vd} := \left(\frac{\underline{Vout} + \underline{ddrop}}{\underline{Tratio}} \right) + \underline{Vmax} \quad \underline{Vd} = 84.141$$

Vd = the reflected voltage across the transistor

Based on the above equation, the transistor selection will need to have a V_{DS} rating considerably larger than 85V. 100V does not leave margin for voltage overshoot, and would require significant power loss to achieve, so a 150V transistor will be used.

Next, the maximum clamp voltage and a clamping coefficient is calculated using the chosen V_{DS} rating de-rated by 15%. The clamping coefficient is simply the ratio

Clamp Voltage Limit (with BV_{DSS} derated):

$$\underline{Vclamp} := \underline{BVdss} \cdot 0.85 - \underline{Vd} \quad \underline{Vclamp} = 43.359$$

Clamp Coefficient based on selected Turns Ratio:

$$\underline{Kccalc} := \frac{\underline{Tratio} \cdot \underline{Vclamp}}{(\underline{Vout} + \underline{ddrop})} \quad \underline{Kccalc} = 1.598$$

Maximum Transistor Stress Voltage:

$$\underline{Vstress} := \underline{Vd} + \underline{Vclamp} \quad \underline{Vstress} = 127.5$$

$$\underline{BVdss} \cdot 0.85 = 127.5$$

Using Leakage inductance estimated at 1% of the primary inductance, and the values calculated above, the final RC values are calculated:

Estimated Leakage Inductance:

$$\underline{Lleak} := \underline{Lnom} \cdot 0.01 \quad \text{Leakage is set at 1% of total primary inductance}$$

Clamp Voltage Limit:

$$\underline{Vclamp} = 43.359$$

Desired Clamp Capacitor Ripple Voltage:

$$\underline{Vripple} := \underline{Vclamp} \cdot 0.1$$

Clamp Coefficient:

$$\underline{Kccalc} = 1.598$$

Resistor Calculation:

$$\underline{Rclmp} := \frac{(\underline{Kccalc} - 1) \cdot \left[2 \cdot \underline{Kccalc} \cdot (\underline{Vout} + \underline{ddrop})^2 \right]}{\underline{Tratio}^2 \cdot \underline{Fsw} \cdot \underline{Lleak} \cdot \underline{Iprpk}^2}$$

$$\underline{Rclmp} = 837.011$$

Resistor Power Dissipation:

$$\underline{Prclmp} := 0.5 \cdot \underline{Fsw} \cdot \underline{Lleak} \cdot \underline{Iprpk}^2 \cdot \frac{\underline{Kccalc}}{\underline{Kccalc} - 1}$$

$$\underline{Prclmp} = 2.246$$

Capacitor Calculation:

$$\underline{Cclmp} := \frac{\underline{Kccalc} \cdot (\underline{Vout} + \underline{ddrop})}{\underline{Tratio} \cdot \underline{Rclmp} \cdot \underline{Fsw} \cdot \underline{Vripple}}$$

$$\underline{Cclmp} = 5.974 \times 10^{-8}$$

Clamp Current Calculation:

$$\underline{Trst} := \frac{\underline{Tratio} \cdot \underline{Lleak} \cdot \underline{Iprpk}}{\underline{Tratio} \cdot \underline{Vclamp} - (\underline{Vout} + \underline{ddrop})}$$

$$\text{Leak L Reset Time: } \underline{Trst} = 1.059 \times 10^{-7}$$

$$\underline{Iclmprms} := \underline{Iprpk} \cdot \sqrt{\frac{\underline{Trst} \cdot \underline{Fsw}}{3}}$$

$$\underline{Iclmprms} = 0.411$$

Based on the above equations, the clamp resistor will need to be 3 X 2.7K Ohm, 1W 5% resistors in parallel. The capacitor will need to be a .068 μ F, 100V capacitor.

Using the clamp current and maximum stress voltage the diode is selected. A fast diode is desired.

$$\underline{Vstress} = 127.5$$

$$\underline{Iclmprms} = 0.411$$

A 200V, 1A ES1D Diode is selected.

Note that the above component selections will require final tweaking at the prototype stage.

Using PD70101/PD70201 PD Front-End With Integrated PWM Controller ICs
Primary FET Requirements:

The primary FET will be chosen based on maximum primary RMS current, and maximum V_{DS} stress. Note that the maximum stress has already been accounted for; we will choose a 150V FET based on the primary RMS Current and R_{DSon} .

$$I_{prirms} = 2.507$$

A FDMS86200 FET by Fairchild has a V_{DS} rating of 150V, maximum continuous I_{DS} rating of 9.6A, and a specified R_{DSon} of 18m Ω at 25°C.

Primary FET Power Dissipation:

Selected Transistor: FDMS86200

Chosen R_{DSon} (at 100°C): $R_{DSon} := .03$

Chosen θ_{ja} : $\theta_{ja} := 50$

Chosen Ambient T: $T_{amb} = 70$

Chosen Max. Junction T: $T_j := 100$

Transistor BV_{dss} : $BV_{dss} = 150$

Transistor Power Limit:

$$P_{limit} := \frac{T_j - T_{amb}}{\theta_{ja}} \quad P_{limit} = 0.6$$

Transistor Q_{gs2} : $Q_{gs} := 2.9n$

Transistor Q_{gd} : $Q_{gd} := 7.7n$

Transistor gate resistance: $R_g := 1.2$

Transistor gate voltage at start of miller effect: $V_{gsmiller} := 3.9$

Transistor gate threshold voltage: $V_{th} := 2.5$

Transistor gate drive max voltage: $V_{cc} := 12$

Gate drive on resistance: $R_{hi} := 10$

Gate drive off resistance: $R_{lo} := 5$

Rising Gate Current and Turn-on Time:

$$I_{q1} := \frac{V_{cc} - [0.5 \cdot (V_{gsmiller} + V_{th})]}{R_{hi} + R_g} \quad I_{q1} = 0.78571$$

$$I_{q2} := \frac{V_{cc} - V_{gsmiller}}{R_{hi} + R_g} \quad I_{q2} = 0.72321$$

$$\Delta t_{on} := \frac{Q_{gs}}{I_{q1}} + \frac{Q_{gd}}{I_{q2}} \quad \Delta t_{on} = 1.43378 \times 10^{-8}$$

Falling Gate Current and Turn-off Time:

$$I_{qf1} := \frac{V_{cc} - [0.5 \cdot (V_{gsmiller} + V_{th})]}{R_{lo} + R_g} \quad I_{qf1} = 1.41935$$

$$I_{qf2} := \frac{V_{cc} - V_{gsmiller}}{R_{lo} + R_g} \quad I_{qf2} = 1.30645$$

$$\Delta t_{off} := \frac{Q_{gs}}{I_{qf1}} + \frac{Q_{gd}}{I_{qf2}} \quad \Delta t_{off} = 7.93701 \times 10^{-9}$$

Valley Current:

$$I_{valley} := I_{priavg} - \frac{I_{priripple}}{2} \quad I_{valley} = 2.30496$$

Operational Primary RMS Current:

$$I_{prirms} = 2.48022$$

Conduction Loss:

$$P_{cond} := I_{prirms}^2 \cdot R_{DSon} \quad P_{cond} = 0.18454$$

Turn On Switch Loss:

$$P_{swon} := \frac{I_{valley} \cdot \left(V_{min} + \frac{V_{out} + \Delta drop}{T_{ratio}} \right) \cdot \Delta t_{on}}{6} \cdot F_{sw}$$

$$P_{swon} = 0.06515$$

Turn Off Switch Loss:

$$V_{clamp} = 43.3591$$

$$P_{swoff} := \frac{I_{pripk} \cdot (V_{min} + V_{clamp}) \cdot \Delta t_{off}}{2} \cdot F_{sw} \quad P_{swoff} = 0.28634$$

Total Power Loss:

$$P_{lossot} := P_{cond} + P_{swon} + P_{swoff} \quad P_{lossot} = 0.53603$$

In the above calculations, R_{DSon} is derated at 100°C. Values for V_{th} , Q_{gd} and R_g are available in most MOSFET datasheets. Q_{gs2} is the switching gate charge; if not specified, it may be estimated using the V_{gs} vs Gate charge graph (found in all MOSFET datasheets) by determining the equivalent charge between V_{th} and $V_{gsmiller}$.

Synchronous FET Requirements:

The output synchronous FET is chosen by calculating the maximum DS voltage created during the primary on time (sync FET is off), and the maximum secondary RMS current. To derate the FET, DS voltage is increased by 30% and DS current is increased by 50% for proper FET selection.

Maximum Primary Reflected Voltage across FET:

$$\underline{V_{\text{secref}}} := \underline{V_{\text{max}}} \cdot \underline{\text{Tratio}} + \underline{V_{\text{out}}} \quad \underline{V_{\text{secref}}} = 37.308$$

$$\underline{V_{\text{secref}}} \cdot 1.3 = 48.5$$

Maximum FET Current (de-rated):

$$\underline{I_{\text{rect}}} := \underline{I_{\text{secrms}}} \cdot 1.5 \quad \underline{I_{\text{rect}}} = 9.177$$

A FET is chosen with a V_{DS} of 60V or higher, and a current capability of 9 Amps or greater. Chosen is the FDMS86322. This FET has an $R_{\text{DS(on)}}$ (25°C) of 0.007 at 13A, and a maximum V_{DS} of 80V.

The output filter capacitor is chosen based on the desired output voltage ripple, output voltage undershoot (droop) during load step, and the RMS ripple current the capacitor must endure.

Desired Output Ripple: $\underline{V_{\text{ripple}}} := 0.1$

Desired Closed-Loop Bandwidth: $\underline{F_c} := 4k$

Desired Output Droop Load Step: $\underline{V_{\text{droop}}} := 0.6$

Load Step: $\underline{I_{\text{step}}} := \underline{I_{\text{out}}} \cdot 0.9$

$$\underline{I_{\text{secpk}}} = 11.016$$

$$\underline{I_{\text{outavg}}} := \frac{\underline{I_{\text{inavg}}}}{\underline{\text{Tratio}}} \quad \underline{I_{\text{outavg}}} = 3.754$$

$$\underline{I_{\text{secrms}}} = 6.118$$

$$\underline{I_{\text{couterms}}} := \sqrt{\underline{I_{\text{secrms}}}^2 - \underline{I_{\text{outavg}}}^2} \quad \underline{I_{\text{couterms}}} = 4.831$$

$$\underline{C_{\text{esr}}} := \frac{\underline{V_{\text{ripple}}}}{\underline{I_{\text{secpk}}}} \quad \underline{C_{\text{esr}}} = 9.077 \times 10^{-3}$$

$$\underline{C_{\text{out}}} := \frac{\underline{I_{\text{step}}}}{2 \cdot \pi \cdot \underline{V_{\text{droop}}} \cdot \underline{F_c}} \quad \underline{C_{\text{out}}} = 2.387 \times 10^{-4}$$

Chosen Output Capacitor:

$$\underline{C_{\text{outact}}} := 360\mu$$

$$\underline{C_{\text{esract}}} := 0.008$$

For the output capacitor, we will choose 2x Sanyo OSCON 25SVPF180M capacitors in parallel. These are 180 μ F, 25V capacitors with an ESR of 16m Ohm and a maximum ripple capability of 4.65A_{RMS}.

• **Synchronous FET Power Dissipation:**

$$\underline{d_{\text{dropcalc}}} := \underline{I_{\text{secrms}}} \cdot \underline{r_{\text{dson}}}$$

$$\underline{d_{\text{dropcalc}}} = 0.077 \quad \text{Voltage drop across the transistor}$$

$$\underline{r_{\text{dson}}} = 0.013 \quad \text{Rdson at 100°C}$$

Rectifier Power Loss:

$$\underline{P_{\text{rect}}} := \underline{I_{\text{secrms}}} \cdot \underline{d_{\text{dropcalc}}} \quad \underline{P_{\text{rect}}} = 0.473$$

Rectifier Junction Temp:

$$\underline{T_{\text{amb}}} = 70$$

$$\underline{\theta_{\text{tjarect}}} := 50 \quad \text{Package theta ja}$$

$$\underline{J_{\text{trect}}} := \underline{\theta_{\text{tjarect}}} \cdot \underline{P_{\text{rect}}} + \underline{T_{\text{amb}}} \quad \underline{J_{\text{trect}}} = 93.654$$

• **Sense Resistor Calculation:**

The sense resistor is chosen based on the maximum peak current expected, and the voltage threshold where the controller starts to limit current. For the PD70201, the current limit threshold voltage is 1.2V with a gain of 5 current sense amplifier, so the resistor is sized such that the operating peak primary current develops at approximately 90% of this value. 1.1V is approximately 90% of 1.2V.

$$\underline{V_{\text{threshold}}} := 1.1$$

Sense Resistor Value (accounts for X5 gain):

$$\underline{R_{\text{sns}}} := \frac{\underline{V_{\text{threshold}}}}{\underline{I_{\text{pripk}}} \cdot 5} \quad \underline{R_{\text{sns}}} = 0.04596$$

$$\underline{P_{\text{rsns}}} := \underline{I_{\text{pri rms}}}^2 \cdot \underline{R_{\text{sns}}} \quad \underline{P_{\text{rsns}}} = 0.2827$$

The above takes into account $A_v = 5$ for the current sense amplifier.

A 47m Ω 1/2W resistor will meet the requirement.

• **Output Capacitor Calculation:**

• **Input Filter Calculation:**

The input filter is used to reduce the voltage fluctuations seen at the DC/DC converter input due to the large peak currents involved. There are several approaches to providing an input filter; the input filter can consist of a simple input capacitor (usually several capacitors in parallel due to the large ripple currents), or can be a more complex LC filter. For this design, we will choose an LC filter as our input filter. The input to the LC filter will be a common aluminum electrolytic; the output of the LC filter will consist of smaller ceramic capacitors to absorb the ripple current.

Our design requires the ripple voltage on VPP to be 50mV or less. We will first choose a suitable ripple voltage at the primary, and then size the input capacitor to achieve that ripple voltage. The input capacitor will need to absorb most of the primary ripple current, so its ripple handling capability is critical. Ceramic capacitors have very good ripple current capability and are a good choice for the input capacitor for this design.

First we will determine the maximum ripple current seen by the capacitor, and use this use this current to select a suitable input capacitor based on our selected primary ripple of 320mV:

$$C_{inputrms} := \sqrt{I_{prirms}^2 - I_{inhigh}^2}$$

$$C_{inputrms} = 1.873$$

$$V_{inripple} := 0.32$$

$$C_{min} := \frac{C_{inputrms} \cdot D_{max}}{F_{sw} \cdot V_{inripple}} \quad C_{min} = 1.34888 \times 10^{-5}$$

For this design, we will choose 4x 4.7µF 100V ceramic capacitors in parallel. 4 capacitors are chosen to account for capacitor tolerance variation. The ceramic capacitors chosen (1812 case size) have a ripple capability at 100 kHz of greater than 2A for a 20°C case temperature rise.

The capacitors chosen will meet more than this requirement.

Next, we will determine the voltage developed across our chosen input capacitors:

$$C_{minact} := 15\mu \quad \text{Actual capacitance - 20% tolerance}$$

$$C_{inesr} := 1.2m$$

$$\Delta V_{in} := \frac{C_{inputrms} \cdot D_{max}}{F_{sw} \cdot C_{minact}} + I_{priavg} \cdot C_{inesr}$$

$$\Delta V_{in} = 0.29202$$

Next we will chose an inductor based on the desired attenuation. For this design, we will attenuate the input current by 40dB:

Filter Attenuation Desired:

$$A := 0.01$$

Filter Cutoff Frequency for Required Attenuation:

$$F_o := \sqrt{A} \cdot F_{sw} \quad F_o = 2 \times 10^4$$

Required Lin vs Cin:

$$L_{in1} := \frac{1}{4\pi^2 \cdot F_o^2 \cdot C_{minact}} \quad L_{in1} = 4.22172 \times 10^{-6}$$

$$I_{inputfilterrms} := A \cdot C_{inputrms} \quad I_{inputfilterrms} = 0.01837$$

For this design we will use a 4.7µH inductor. This inductor needs to handle the maximum Primary RMS current at low line, and should be sized with a minimum DCR to increase efficiency.

Finally, we will need to check our filter for stability. In order for the filter to be stable, the filter output impedance must be less than the input impedance of the DC-DC converter. The input impedance is calculated at DC for a first order check. The filter output impedance is compared at two frequency points: DC (which is simply the DCR of the inductor), and at the resonant point where peaking occurs due to the filter Q:

$$Z_{inmpsdc} := \frac{V_{min}^2 \cdot \text{Eff}}{P_{out}}$$

$$Z_{inmpsdc} = 19.2 \quad \text{Converter Input Impedance at DC}$$

$$Z_{outfilterdc} := \text{DCR}$$

Filter Output Impedance at DC

$$Z_{outfilterdc} = 0.045$$

Filter Output Impedance at resonant point:

$$Z_{outfiltermax} := \sqrt{\frac{(C_{inact} \cdot ESR^2 + L_{inact}) \cdot (C_{inact} \cdot DCR^2 + L_{inact})}{C_{inact}^2 \cdot (ESR + DCR)^2}}$$

$$Z_{outfiltermax} = 6.804$$

The calculated output impedance of our filter at DC is 45mΩ; at the resonant point it is 6.8Ω. Both of these values are less than the Converter DC input impedance of 19.2Ω; our filter values will not cause stability issues.

- **Control Loop Calculations:**

Control loop calculations are made by determining the modulator and filter gain and phase at the desired crossover frequency, and then selecting feedback components to increase

(or decrease) the gain for unity gain at the crossover point. First, the modulator and filter must be evaluated to determine the frequency location of the Right Hand Plane Zero (inherent in CCM Flyback designs), and assure that the chosen crossover frequency is less than 20% of that frequency:

Calculation of Right Hand Plane Zero:

$$R_{load} := \frac{V_{out}}{I_{out}}$$

$$F_{zrhp} := \frac{(1 - D_{max})^2 \cdot R_{load}}{2\pi \cdot D_{max} \cdot L_{nom} \cdot T_{ratio}^2} \quad F_{zrhp} = 4.372 \times 10^4$$

$$F_{zrhp} \cdot 0.2 = 8.744 \times 10^3 \quad \text{This number must be greater than the proposed crossover frequency.}$$

Our proposed crossover frequency is 4kHz; we have plenty of margin.

The modulator and filter gain-phase of our regulator utilizes the following transfer function:

$$K_{cc} := \frac{I_{pripk}}{1.2} \quad \text{Current Control Factor}$$

$$\omega_{z1} := \frac{1}{C_{esract} \cdot C_{outact}} \quad \text{Capacitor ESR zero}$$

$$\omega_{z2} := \frac{(1 - D_{max})^2 \cdot R_{load}}{D_{max} \cdot L_{nom} \cdot T_{ratio}^2} \quad \text{RHP zero}$$

$$\omega_p := \frac{(1 + D_{max})}{R_{load} \cdot C_{outact}} \quad \text{Load pole}$$

$$V_{ro} := \frac{D_{max}}{1 - D_{max}} \cdot V_{min} \quad \text{Reflected output voltage}$$

$$H(s) := \frac{K_{cc} \cdot R_{load} \cdot V_{min} \cdot T_{ratio}^{-1} \left(1 + \frac{s}{\omega_{z1}}\right) \left(1 - \frac{s}{\omega_{z2}}\right)}{2 \cdot V_{ro} + V_{min} \left(1 + \frac{s}{\omega_p}\right)}$$

Solving for H at the crossover frequency:

$$G_{xo} := 20 \cdot \log(|H(2 \cdot \pi \cdot i \cdot F_c)|)$$

$$G_{xo} = -5.179 \quad \text{Gain at crossover point (dB)}$$

$$P_{xo} := \arg(H(2 \cdot \pi \cdot i \cdot F_c)) \cdot \frac{180}{\pi}$$

$$P_{xo} = -88.008 \quad \text{Phase shift at crossover point (Degrees)}$$

Once the gain and phase are known, the loop must be closed such that the gain at the crossover frequency is equal to 1 (0dB), and the phase margin is greater than 45°.

In most isolated designs, the feedback loop is closed by means of an optocoupler which bridges the primary/secondary isolation barrier. The optocoupler is chosen to account for the isolation requirements and the input/output current gain (noted as a percentage, "CTR", which translates to the percentage of input LED current transferred to the output). For our design, the optocoupler will drive the PD70201's COMP pin directly. The optocoupler components are selected as follows:

Optocoupler Calculations:

$$V_f := 1 \quad \text{Optocoupler: NEC PS2711-1-M-A}$$

$$V_{dd} := 5.0 \quad \text{Vdd = PD70201's VL typical output voltage}$$

$$R_{pullup} := 1k \quad \text{Rpullup added to increase Optocoupler pole frequency}$$

$$V_{cesat} := 0.3$$

$$T_f := 5\mu \quad \text{These values are fall time test conditions found in the datasheet; used for estimating the pole capacitance; Tf = fall time, RI = test load.}$$

$$R_l := 100$$

$$CTR_{max} := 2.00$$

$$CTR_{min} := 1.00$$

$$I_{optomin} := \frac{V_{dd} - 1.2}{R_{pullup}} \quad I_{optomin} = 3.8 \times 10^{-3}$$

$$I_{optomax} := \left(\frac{V_{dd} - V_{cesat}}{R_{pullup}}\right) + 500\mu \quad I_{optomax} = 5.2 \times 10^{-3}$$

I_{optomin} assumes 1.2 max regulation input for PD70201; I_{optomax} adds maximum Error Amp Comp pin current capability.

Optoisolator Characteristic Pole Capacitor:

$$C_{pole} := \frac{T_f}{2.2 \cdot R_l} \quad C_{pole} = 2.273 \times 10^{-8}$$

$$\omega_{popto} := \frac{1}{R_{pullup} \cdot C_{pole}} \quad f_{popto} := \frac{\omega_{popto}}{2 \cdot \pi} = 7.003 \times 10^3$$

$$I_{ledmin} := \frac{I_{optomin}}{CTR_{max}} \quad I_{ledmin} = 1.9 \times 10^{-3}$$

On the secondary side, the optocoupler must be driven with an error amplifier that regulates the output voltage. Most designs utilize a common TL431 shunt regulator, due to its ability to regulate without requiring additional input power for operation. The compensation components, as well as the DC setting resistors will be placed around the TL431. First, the DC setting resistors are calculated:

TL431 Calculations:

Reference Resistors:

$$\underline{V_{ref}} := 2.5$$

$$\underline{I_{ref}} := 4\mu$$

$$\underline{I_{resistor\,divider}} := 1m$$

$$\underline{R_{lower\,calc}} := \frac{\underline{V_{ref}}}{\underline{I_{resistor\,divider}}}$$

$$\underline{R_{lower\,calc}} = 2.5 \times 10^3$$

$$\underline{R_{lower}} := 2.49k$$

Actual resistor used

$$\underline{R_{upper\,calc}} := \frac{(\underline{V_{out}} - \underline{V_{ref}})}{\underline{I_{resistor\,divider}} + \underline{I_{ref}}}$$

$$\underline{R_{upper\,calc}} = 9.462 \times 10^3$$

$$\underline{R_{upper}} := 9.53k$$

Actual resistor used

$$\underline{V_{out\,calc}} := \left(\frac{\underline{V_{ref}}}{\underline{R_{lower}}} + \underline{I_{ref}} \right) \cdot \underline{R_{upper}} + \underline{V_{ref}} \quad \underline{V_{out\,calc}} = 12.106$$

Next, the compensation components are selected:

431 Compensation (Type Two):

$$\underline{G_{xo}} = -5.179 \quad \text{Modulator and Filter gain at } F_c \text{ (dB)}$$

$$\underline{G_c} := 10^{\left(\frac{\underline{G_{xo}}}{20} \right)}$$

$$\underline{G_c} = 0.551 \quad \text{Modulator and Filter gain at } F_c \text{ (mag)}$$

$$\underline{G_{431}} := \frac{1}{\underline{G_c}} = 1.815 \quad \text{Required feedback gain}$$

$$\underline{f_{z431}} := 54 \quad \text{Compensation Zero; set to } 1/4 \text{ Load Pole}$$

$$\underline{f_{p431}} := 14k \quad \text{Compensation Pole; set to } 1/4 \text{ ESR zero}$$

$$\underline{I_{bias}} := 2m \quad \text{431 bias for regulation}$$

$$\underline{CTR_{typ}} := 1.5 \quad \text{Optoisolator CTR typical}$$

$$\underline{R_{led\,calc}} := \frac{\underline{CTR_{typ}} \cdot \underline{R_{pullup}}}{\underline{G_{431}}}$$

$$\underline{R_{led\,calc}} = 826.267 \quad \text{LED Resistor}$$

$$\underline{C_{z\,calc}} := \frac{1}{2 \cdot \pi \cdot \underline{R_{upper}} \cdot \underline{f_{z431}}}$$

$$\underline{C_{z\,calc}} = 3.093 \times 10^{-7} \quad \text{Calculated Zero Capacitor}$$

$$\underline{C_{p\,calc}} := \frac{1}{2 \cdot \pi \cdot \underline{R_{pullup}} \cdot \underline{f_{p431}}}$$

$$\underline{C_{p\,calc}} = 1.137 \times 10^{-8} \quad \text{Calculated Pole Capacitor}$$

$$\underline{C_{pole}} = 2.273 \times 10^{-8} \quad \text{Optoisolator Pole Capacitor}$$

Actual Compensation Values Used:

$$\underline{R_{led}} := 825$$

$$\underline{C_z} := 330n \quad \text{If } C_{pole} \text{ less than } 5x \text{ } C_{p\,calc}, \text{ use } C_{pole} \text{ in the Transfer Function}$$

$$\underline{C_p} := 22.7n$$

Finally, the chosen values are used in the TL431/optocoupler Transfer Function:

TL431/Optoisolator Transfer Function:

$$\underline{G(s)} := - \left(\frac{s \cdot \underline{R_{upper}} \cdot \underline{C_z} + 1}{s \cdot \underline{R_{upper}} \cdot \underline{C_z}} \right) \cdot \left(\frac{1}{1 + s \cdot \underline{R_{pullup}} \cdot \underline{C_p}} \right) \cdot \frac{\underline{R_{pullup}}}{\underline{R_{led}}} \cdot \underline{CTR_{typ}}$$

Bias Resistor:

$$\underline{R_{bias}} := \frac{\underline{R_{led}} \cdot \underline{I_{led\,min}} + \underline{V_f}}{\underline{I_{bias}}}$$


$$\underline{R_{bias}} = 1.284 \times 10^3$$

The two functions are multiplied together to achieve the overall loop gain:

$$\underline{G_{tot431}}(s) := \underline{H}(s) \cdot \underline{G}(s)$$

A Bode Plot of the overall loop gain is shown in Figure 6.

Overall Loop Gain TL431 Compensation


Figure 6. Loop Bode Plot

Synchronous Gate Drive:

The PD70201 provides a dedicated output driver for a Synchronous FET. This output is available on the SG pin (pin 25). To adhere to the isolation requirements, the SG output is transformer coupled to the Synchronous FET. A coupling capacitor is required in series with the primary to reset the magnetizing inductance. The transformer will saturate without it. The LC tank circuit formed by the coupling capacitor and the transformer magnetizing inductance can generate oscillations during sudden changes in duty cycle. A damping resistor in series with the coupling capacitor should be used to damp oscillations. On the secondary side, a DC restoration and fast gate turn-off circuits are provided to keep the gate drive voltage constant over varying duty cycle, and to insure fast transistor turn off.

Referencing Figure 9, DC restoration is provided via Capacitor C20, and Diode D7. The fast turn-off circuit consists of R14, Q3 and D6. Resistor R11 limits the synchronous MOSFET's turn-on rate of rise, and is optional (can be used to limit EMI).

When selecting the components for the synchronous FET gate drive, first the transformer should be selected based on the maximum volt-microseconds of the SG pin drive output. Maximum volt-microseconds is calculated:

$$\underline{VCCmax} := 15$$

$$\underline{Dmin} = 0.323 \quad \text{Duty Cycle at High Line}$$

$$\underline{Vgdusecmax} := \frac{(1 - \underline{Dmin}) \cdot \underline{VCCmax}}{\underline{Fsw}} \quad \underline{Vgdusecmax} = 5.081 \times 10^{-5}$$

Using PD70101/PD70201 PD Front-End With Integrated PWM Controller ICs

Because of the capacitor in series with the primary, the drive voltage is bipolar. The calculated maximum volt-microsecond value may be divided by 2 for transformer selection due to the bipolar drive.

The magnetizing inductance will affect the transient response of the isolated drive signal. Generally a lower inductance will produce a faster response time. Our selected transformer has a magnetizing inductance of 296uH.

Once the transformer is selected, the two coupling capacitor values are calculated. The coupling capacitor values will determine the amount of ripple voltage seen at the gate of the synchronous FET; total gate ripple will be the sum of the individual capacitor ripple voltages.

To size the coupling capacitors, first determine the maximum ripple we will allow each capacitor to contribute to the overall gate ripple voltage. (~1% of the maximum gate drive voltage is chosen for our design). Next, factor in the values for synchronous FET gate charge, and the current flowing in the pull down resistor, R14:

$Q_g := 31n$	FDMS86322 Gate Charge
$V_{drv} := 12$	Nominal Gate Drive Voltage
$\Delta V_{c1} := 0.1$	Desired Ripple Across Primary Cap
$\Delta V_{c2} := 0.1$	Desired Ripple Across Secondary Cap
$R_{gs} := 1k$	Gate Resistor
$D := 0.95$	Off Time Duty Cycle (increased to account for transients)
$L_m := 296u$	Magnetizing Inductance
$F_{sw} = 2 \times 10^5$	Switching Frequency

$$C_{c2} := \frac{Q_g}{\Delta V_{c2}} + \frac{(V_{drv} - 0.7) \cdot D}{\Delta V_{c2} \cdot R_{gs} \cdot F_{sw}}$$

$$C_{c2} = 8.467 \times 10^{-7} \quad \text{Secondary Side Capacitor}$$

Our design will use a 1μF capacitor on the secondary side. On the primary side:

$$C_{c1} := \frac{Q_g}{\Delta V_{c1}} + \frac{(V_{drv} - 0.7) \cdot D}{\Delta V_{c1} \cdot R_{gs} \cdot F_{sw}} + \frac{V_{drv} \cdot (D^2 - D^3)}{\Delta V_{c1} \cdot 4 \cdot L_m \cdot F_{sw}^2}$$

$$C_{c1} = 9.611 \times 10^{-7} \quad \text{Primary Side Capacitor}$$

We will use a 1uF capacitor on the primary side.

Once the primary side capacitor is determined, the series damping resistor is found:

$$C_{c1act} := 1.0u \quad \text{Primary Side Capacitor}$$

$$\sqrt{\frac{L_m}{C_{c1act}}} \cdot 2 = 34.409$$

A total series resistance of 34Ω is required. This resistance includes the PD70201's drive resistance of 10Ω, meaning an additional resistance of 24Ω must be added. Resistor power is calculated assuming the transformer magnetizing current is dominant:

$$drcurrentpk := \frac{V_{drv}}{L_m} \cdot \left[\frac{(1 - D_{min})}{F_{sw}} \right] \quad drcurrentpk = 0.137$$

$$drcurrentrms := drcurrentpk \sqrt{\frac{(1 - D_{min})}{3}} \quad drcurrentrms = 0.065$$

$$drvpr := drcurrentrms^2 \cdot 24$$

$$drvpr = 0.102 \quad \text{Calculated Resistor Power}$$

Our chosen resistor is 24Ω, 1W. This is a standard value.

The following pages contain a schematic and bill of material for the above example.



Designing a Type-1/2 IEEE 802.3at/af Powered Device

Using PD70100/PD70200 Front-End ICs

COMPANY CONFIDENTIAL

Bill of Materials - PD70201 Example Design

<u>Item Number</u>	<u>Quantity</u>	<u>Part Reference</u>	<u>Description</u>	<u>Manufacturer</u>	<u>Manufacturer Part Number</u>
1	1	C1	CAP ALU 47µF 100V 20%	Panasonic	EEU-FC2A470
2	4	C2,C3,C4, C21	CAP CER 4.7µF 100V 20% X7R ^1210 SMT	CAPAX	1210X475J101SNT
3	1	C5	CAP CRM 100nF 100V 10% ^{^^} X7R 1206 SMT	EPCOS	B37872K1104K62
4	2	C7,C8	Capacitor, 180µF, 16m Ohm ESR, 4.65A ripple current Sanyo		25SVPF180M
5	1	C9	CAP CRM 1µF 25V 10% X7R, 1206	TAIYOYUDEN	TMK316B7105ML-T
6	1	C10	CAP X7R 10µF 16V 10% 1206	TDK	C3216X7R1C106K
7	2	C6,C11	CAP CRM 68nF 100V 10% ^{^^} X7R 1206 SMT	AVX	12061C683KAT2A
8	2	C12,C13	CAP CRM 100nF 25V 10% ^{^^} X7R 0805 SMT	Murata	GRM216R71E104KA01
9	1	C14	Capacitor, X7R, 10µF, 25V, 20% 1206	TAIYOYUDEN	TMK316AB7106KL-T
10	1	C15	CAP CRM 1nF/2000V 10% ⁺⁺ X7R 1206 SMT	AVX	1206GC102KAT1A
11	1	C16	Capacitor, X7R, 1µF, 25V, 10% 0603	Murata	GRM188R71E105KA12D
12	1	C17	Capacitor, X7R, 330nF, 16V, 10% 0603	TAIYOYUDEN	EMK107B7334KA-T
13	1	C18	Capacitor, X7R, 100nF, 16V, 10% 0603	TAIYOYUDEN	EMK107B7104KA-T
14	1	C19	CAP CRM 1µF 16V 10% ^{^^} X7R 0603 SMT ^{^^}	Vishay	VJ0603Y105KXJT
15	1	C20	CAP CRM 1µF 16V 10% ^{^^} X7R 0603 SMT ^{^^}	Vishay	VJ0603Y105KXJT
16	2	D1,D4	DIO bridge 100V 2.0A, SDB-1 case	Fairchild	DF01S
17	1	D2	DIO FAST SWI 200V 1A	Fairchild	ES1D
18	1	D3	Diode Schottky 1A 60V SMA	Fairchild	SS16
19	1	D5	IC Adj Prec Shunt Reg 2.5V ^{^^} 1% SOT-23-5 SMT	Texas Instruments	TL431ACDBVR
20	1	D6	DIO FAST SWI 75V 300mA ^{^^} 4nS SOD80C MiniMELF	Vishay	LL4148
21	1	D7	DIO FAST SWI 75V 300mA ^{^^} 4nS SOD80C MiniMELF	Vishay	LL4148
22	1	J1	PIN HEADER 4 PIN 0.156 ^{^^} TIN, WITH LOCKING WALL	CviLux	CI5104P1V00
23	1	L1	INDUCTOR PWR 4.7µH 20%, 45mΩ, 2.2A	Würth	7440700047
24	1	L2	Power Inductor 1µH SMT	Würth	7440690010
25	1	Q1	FET, N-Channel, 80V, 13A	Fairchild	FDS86322


Designing a Type-1/2 IEEE 802.3at/af Powered Device
Using PD70100/PD70200 Front-End ICs

COMPANY CONFIDENTIAL

Bill of Materials - PD70201 Example Design

<u>Item Number</u>	<u>Quantity</u>	<u>Part Reference</u>	<u>Description</u>	<u>Manufacturer</u>	<u>Manufacturer Part Number</u>
26	1	Q2	FET, N-Channel, 150V, 9A	Fairchild	FDMS86200
27	1	Q3	TRN PNP 60V 600mA SOT323 SMT 250mW MMBT2907AW [^]	ON Semiconductor	MMBT2907AWT1G
28	3	R1,R37,R38	RES 2.7K Ohms, 1W 5%, 2512 SMT	Panasonic	ERJ-1TYJ272U
29	1	R2	RES TK FLM 24.9K 100mW 1% 0805	Panasonic	ERJ6EKF2492V
30	1	R3	RES 825, 62.5mW 1% ^{^^} 0603 SMT MTL FLM	Panasonic	ERJ3EKF8250V
31	1	R4	RES .047 OHM 1/2W 1% 2010 SMD	Panasonic	ERJL1DKF47MU
32	1	R5	RES 1.00K 62.5mW 1% ^{^^} 0603 SMT MTL FLM	Panasonic	ERJ3EKF1001V
33	1	R6	RES TCK FLM 1.2K 62.5mW 1% ^{^^} 0603 SMT	Samsung	RC1608F1201CS
34	1	R7	RES 243K 62.5mW 1%0603 SMT MTL FLM	Panasonic	ERJ3EKF2433V
35	1	R8	RES 9.53K 0.1W 1% ^{^^} 0603 SMT MTL FLM	Panasonic	ERJ3EKF9531V
36	1	R9	RES 30.9 62.5mW 1%0603 SMT MTL FLM	Panasonic	ERJ3EKF30R9V
37	1	R10	RES 2.49K 62.5mW 1% ^{^^} 0603 SMT MTL FLM	Vishay	CRCW06032K49FKEA
38	1	R11	Resistor, 4.7 Ohm, 5% 1/16W 0603	Panasonic	ERJ3GEYJ4R7V
39	1	R12	RES 316K 62.5mW 1%0603 SMT MTL FLM	Panasonic	ERJ3EKF3163V
40	1	R13	RES 49.9K 62.5mW 1% 0603 ^{^^} SMT	Panasonic	ERJ3EKF4992V
41	1	R14	RES TCK FLM 10K 125mW 1% ^{^^} 0805 SMT	Panasonic	ERJ3GEYJ104V
42	1	R15	RES 392K 125mW 1% ^{^^} 0805 SMT MTL FLM	Rohm	MCR10EZHFX3923
43	1	R16	RES TK FLM 12.4K 125mW ^{^^} 1% 0805	Rohm	MCR10EZPF 1242
44	1	R17	Resistor, 47K, 5%, 1/16W 0603	Panasonic	ERJ3GEYJ473V
45	1	R18	Resistor, SMT 100K, 5%, 1/16W 0805	Panasonic	ERJ6GEYJ104V
46	1	R19	Resistor, SMT, 24Ω, 5%, 1/4W, 1206	Panasonic	ERJ8GEYJ240U
47	1	T1	1000 BASE -T SINGLE PORT VOICE OVER IP MAGNETICS MODULE SMT	BOTHHAND	VP6014 LF
48	1	T2	48W transformer	Custom build	Custom build
49	1	T3	Transformer, Gate Drive, 1:1 turns ratio, 269μH	Coilcraft	FA2659-AL
50	1	U1	IC, POE PD Front End and PWM Controller	Microsemi	PD70201
51	2	U2,U3	Optoisolator, CTR = 100 to 200	NEC	PS2711-1-M-A



COMPANY CONFIDENTIAL

The information contained in the document is PROPRIETARY AND CONFIDENTIAL information of Microsemi and cannot be copied, published, uploaded, posted, transmitted, distributed or disclosed or used without the express duly signed written consent of Microsemi. If the recipient of this document has entered into a disclosure agreement with Microsemi, then the terms of such Agreement will also apply. This document and the information contained herein may not be modified, by any person other than authorized personnel of Microsemi. No license under any patent, copyright, trade secret or other intellectual property right is granted to or conferred upon you by disclosure or delivery of the information, either expressly, by implication, inducement, estoppels or otherwise. Any license under such intellectual property rights must be express and approved by Microsemi in writing signed by an officer of Microsemi.

Microsemi reserves the right to change the configuration, functionality and performance of its products at anytime without any notice. This product has been subject to limited testing and should not be used in conjunction with life-support or other mission-critical equipment or applications. Microsemi assumes no liability whatsoever, and Microsemi disclaims any express or implied warranty, relating to sale and/or use of Microsemi products including liability or warranties relating to fitness for a particular purpose, merchantability, or infringement of any patent, copyright or other intellectual property right. The product is subject to other terms and conditions which can be located on the web at <http://www.microsemi.com/legal/tnc.asp>

Revision History

Revision Level / Date	Para. Affected	Description
0.2/ May, 2011		Originate

© 2010 Microsemi Corp.

All rights reserved.

For support contact: sales_AMSG@microsemi.com

Visit our web site at: www.microsemi.com

Catalog Number: PD70101/201_AN_194