

Error Detection and Correction on SmartFusion2 Devices using DDR Memory - Libero SoC v11.7

DG0618 Demo Guide

Superseded



Power Matters.™

Contents

1	Preface	5
1.1	Purpose	5
1.2	Intended Audience	5
1.3	References	5
2	Error Detection and Correction on SmartFusion2 Devices using DDR Memory	6
2.1	Introduction	6
2.2	Design Requirements	7
2.3	Demo Design	7
2.3.1	Demo Design Implementation	8
2.3.2	Loop Test	9
2.3.3	Manual Test	9
2.4	Setting Up the Demo Design	10
2.4.1	Graphical User Interface	12
2.5	Running the Demo Design	13
2.5.1	Performing Loop Test	14
2.5.2	Performing Manual Test	14
2.6	Conclusion	15
3	Appendix: Jumper Settings	16
4	Revision History	17
5	Product Support	18
5.1	Customer Service	18
5.2	Customer Technical Support Center	18
5.3	Technical Support	18
5.4	Website	18
5.5	Contacting the Customer Technical Support Center	18
5.5.1	Email	18
5.5.2	My Cases	18
5.5.3	Outside the U.S.	19
5.6	ITAR Technical Support	19

Figures

Figure 1.	Top-Level Block Diagram	6
Figure 2.	Demo Design Top-Level Structure	8
Figure 3.	Design Flow	9
Figure 4.	USB to UART Bridge Drivers	10
Figure 5.	SmartFusion2 Advanced Development Kit Board Setup	11
Figure 6.	DDR – EDAC Demo GUI	12
Figure 7.	FlashPro Programming Window	13
Figure 8.	Initialization Completed Window	14
Figure 9.	1-bit Error Loop Detection Window	15
Figure 10.	2-bit Error Detection Manual Window	15

Superseded

Tables

Table 1.	Design Requirements	7
Table 2.	DDR3 Memory Addresses used in Loop Test	14
Table 3.	DDR3 Memory Addresses used in Manual Test	14
Table 4.	SmartFusion2 Advanced Development Kit Jumper Settings	16

Superseded

1 Preface

1.1 Purpose

This document is for SmartFusion®2 system-on-chip (SoC) field programmable gate array (FPGA) error detection and correction (EDAC) capabilities. It provides instructions about how to use the corresponding reference design.

1.2 Intended Audience

This demo guide is intended for:

- FPGA designers
- Embedded designers
- System-level designers

1.3 References

Refer to the following web page for a complete and up-to date list of SmartFusion2 device documentation: <http://www.microsemi.com/products/fpga-soc/soc-fpga/smartfusion2#documents>.

- *UG0331: SmartFusion2 Microcontroller Subsystem User Guide*
- *UG0446: SmartFusion2 SoC FPGA and IGLOO2 FPGA High Speed DDR Interfaces User Guide*

2 Error Detection and Correction on SmartFusion2 Devices using DDR Memory

2.1 Introduction

In a single event upset (SEU) susceptible environment, random access memory (RAM) is prone to transient errors caused by heavy ions.

This document describes the EDAC capabilities of the SoC FPGA, which are used in applications with memories connected through the microcontroller subsystem (MSS) DDR subsystem (MDDR).

The EDAC controllers implemented in the SmartFusion2 SoC FPGA devices support single error correction and double error detection (SECEDED). All memories eSRAM, DDR, LPDDR – within the MSS of the SmartFusion2 SoC FPGA devices are protected by SECEDED. The DDR synchronous dynamic random access memory (SDRAM) memory can be DDR2, DDR3, or low power DDR (LPDDR1), depending on the MDDR configuration and hardware ECC capabilities.


The MDDR subsystem in the SmartFusion2 devices supports memory densities up to 4 GB. In this demo, you have a provision to select any memory location of 1 GB in the DDR address space (0xA0000000 to 0xDFFFFFFF).

When SECEDED is enabled:

- A write operation computes and adds 8 bits of SECEDED code (to every 64 bits of data)
- A read operation reads and checks the data against the stored SECEDED code to support 1-bit error correction and 2-bit error detection

Figure 1 shows the block diagram of SmartFusion2 EDAC on DDR SDRAM.

Figure 1 • Top-Level Block Diagram



The EDAC feature of DDR supports the following:

1. SECEDED mechanism
2. Provides interrupts to the ARM® Cortex®-M3 processor and FPGA fabric upon the detection of a 1-bit error or 2-bit error
3. Stores the number of 1-bit and 2-bit errors in error counter registers
4. Stores the address of the last 1-bit or 2-bit error affected memory location
5. Stores the 1-bit or 2-bit error data in SECEDED registers
6. Provides error bus signals to the FPGA fabric

Refer to the EDAC chapter of the *UG0443: SmartFusion2 and IGLOO2 FPGA Security and Reliability User Guide* and *UG0446: SmartFusion2 and IGLOO2 FPGA High Speed DDR Interfaces User Guide*.

2.2 Design Requirements

Table 1 shows the design requirements.

Table 1 • Design Requirements

Design Requirements	Description
Hardware Requirements	
SmartFusion2 SoC FPGA Advanced Development Kit board	Rev B or later
FlashPro5 programmer or later	–
USB A to mini-B USB cable	–
Power adapter	12 V
DDR3 Daughter board	–
Operating System	Any 64-bit or 32-bit Windows XP SP2 Any 64-bit or 32-bit Windows 7
Software Requirements	
Libero® System-on-Chip (SoC)	v11.7
SoftConsole	v3.4 SP1*
FlashPro programming software	v11.7
Host PC Drivers	USB to UART drivers
Framework to run demonstration	Microsoft .NET Framework 4 client
Note: *For this application note/demo guide/tutorial, SoftConsole v3.4 SP1 is used. For using SoftConsole v4.0, see the <i>TU0546: SoftConsole v4.0 and Libero SoC v11.7 Tutorial</i> .	

2.3 Demo Design


The demo design files are available for downloading from the following path in the Microsemi website:
http://soc.microsemi.com/download/rsc/?f=m2s_dg0618_liberov11p7_df

The demo design files include:

- DDR Configuration File
- DDR_EDAC
- Programming files
- GUI executable
- Readme file

Figure 2 shows the top-level structure of the design files. For further details, see the `readme.txt` file.

Figure 2 • Demo Design Top-Level Structure



2.3.1 Demo Design Implementation

The MDDR subsystem has a dedicated EDAC controller. EDAC detects a 1-bit error or 2-bit error when data is read from the memory. If EDAC detects the 1-bit error, the EDAC controller corrects the error bit. If EDAC is enabled for all the 1-bit and 2-bit errors, corresponding error counters in the system registers are incremented and corresponding interrupts and error bus signals to the FPGA fabric are generated.

This happens in real-time. To demonstrate this SECDED feature, an error is introduced manually and detection and correction is observed.

This demo design involves implementation of following tasks:

1. Enable EDAC
2. Write data to DDR
3. Read data from DDR
4. Disable EDAC
5. Corrupt 1 or 2 bits
6. Write data to DDR
7. Enable EDAC
8. Read the data
9. In the case of a 1-bit error, the EDAC controller corrects the error, updates the corresponding status registers, and gives the data written in [Step 2](#). at the read operation done at [Step 8](#).
10. In the case of a 2-bit error, a corresponding interrupt is generated and the application must correct the data or take the appropriate action in the interrupt handler. These two methods are demonstrated in this demo.

Two tests are implemented in this demo: loop test and manual test and they are applicable to both 1-bit and 2-bit errors.

2.3.2 Loop Test

Loop test is executed when the SmartFusion2 SoC FPGA devices receive a loop test command from the GUI. Initially, all the error counters and EDAC related registers are placed in the RESET state.

The following steps are executed for each iteration.


1. Enable the EDAC controller
2. Write the data to the specific DDR memory location
3. Disable the EDAC controller
4. Write the 1-bit or 2-bit error induced data to the same DDR memory location
5. Enable the EDAC controller
6. Read the data from the same DDR memory location
7. Send the 1-bit or 2-bit error detection and 1-bit error correction data in case of 1-bit error to the GUI

2.3.3 Manual Test

This method allows manual testing of 1-bit error detection and correction and 2-bit error detection for DDR memory address (0xA0000000 to 0xDFFFFFFF) with initialization. A 1-bit/2-bit error is introduced manually to a selected DDR memory address. The given data is written to the selected DDR memory location with EDAC enabled. The corrupted 1-bit or 2-bit error data is then written to the same memory location with EDAC disabled. The information on the detected 1-bit or 2-bit error is logged when the data is read from the same memory location with EDAC enabled. The high-performance DMA controller (HPDMA) is used to read the data from the DDR memory. The dual-bit error detection interrupt handler is implemented to take the appropriate action when a 2-bit error is detected.

Figure 3 shows the EDAC demo operations.

Figure 3 • Design Flow



Note: For a 2-bit error, when the Cortex-M3 processor reads the data, the code execution goes in to the hard fault handler, as the interrupt received is late for the processor to respond. By the time it responds to the interrupt, it may have already passed the data and accidentally launched a command. As a result, the HRESP stops processing the incorrect data. 2-bit error detection uses HPDMA to read the data from the DDR address location, which instructs the processor that read data has a 2-bit error and the system should take appropriate action to recover (ECC interrupt Handler).


2.4 Setting Up the Demo Design

This section describes the SmartFusion2 Advanced Development Kit board setup, the GUI options, and how to execute the demo design.

The following steps describe how to setup the demo:

1. Connect one end of the USB mini-B cable to the **J33** connector provided in the SmartFusion2 Advanced Development Kit board. Connect the other end of the USB cable to the host PC. Light emitting diode (LED) DS27 should light up, indicating the UART link has been established. Ensure that the USB to UART bridge drivers are automatically detected (can be verified in the **Device Manager**), as shown in [Figure 4](#).

Figure 4 • USB to UART Bridge Drivers



2. If USB to UART bridge drivers are not installed, download and install the drivers from www.microsemi.com/soc/documents/CDM_2.08.24_WHQL_Certified.zip.
3. Connect the jumpers on the SmartFusion2 Advanced Development Kit board, as shown in [Table 4 on page 16](#). The power supply switch **SW7** must be switched OFF, while making the jumper connections.


Figure 5 • SmartFusion2 Advanced Development Kit Board Setup



2.4.1 Graphical User Interface

This section describes the DDR – EDAC Demo GUI.

Figure 6 • DDR – EDAC Demo GUI



The GUI supports the following features:


1. Selection of COM port and Baud Rate
2. Selection of 1-bit error correction tab or 2-bit error detection
3. Address field to write or read data to or from specified DDR address
4. Data field to write or read data to or from specified DDR address
5. Serial Console section to print the status information received from the application
6. **Enable EDAC/Disable EDAC:** Enables or disables the EDAC
7. **Write:** Allows writing data to the specified address
8. **Read:** Allows reading data from the specified address
9. **Loop test ON/OFF:** Allows testing the EDAC mechanism in a loop method
10. **Initialize:** Allows to initialize the predefined memory location (in this demo A0000000-A000CFFF)

2.5 Running the Demo Design

The following steps describe how to run the design:


1. Switch **ON** the supply switch, **SW7**
2. Program the SmartFusion2 device with the programming file provided in the design files (`\ProgrammingFile\EDAC_DDR3.stp`) using FlashPro design software, as shown in [Figure 7](#).

Figure 7 • FlashPro Programming Window



3. Press **SW6** switch to reset the board after successful programming
4. Launch the **EDAC_DDR Demo** GUI executable file available in the design files (`\GUI Executable\ EDAC_DDR.exe`). The GUI window is displayed, as shown in [Figure 8](#).
5. Click **Connect**, it will automatically select the COM port and establish the connection, **Connect** option changes to **Disconnect**.
6. Select the **1-bit Error Correction** tab or **2-bit Error Detection**
7. Two types of tests can be performed: Manual and Loop
8. Click **Initialize** to initialize the DDR memory to perform the Manual and Loop tests, an **initialization completion** message is displayed on Serial Console, as shown in [Figure 8](#).

Figure 8 • Initialization Completed Window



2.5.1 Performing Loop Test

Click **Loop Test ON**. It runs in loop mode where continuous correction and detection of errors is done. All actions performed in the SmartFusion2 SoC FPGA are logged in the **Serial Console** section of the GUI.

Table 2 • DDR3 Memory Addresses used in Loop Test

Memory	DDR3
1-bit error correction	0xA0008000
2-bit error detection	0xA000C000

2.5.2 Performing Manual Test

In this method, errors are introduced manually using GUI. Use the following steps to execute 1-bit error correction or 2-bit error detection.

Table 3 • DDR3 Memory Addresses used in Manual Test


Memory	DDR3
1-bit error correction	0xA0000000-0xA0004000
2-bit error detection	0xA0004000-0xA0008000

Input Address and Data fields (use 32-bit Hexadecimal values).

1. Click **Enable EDAC**
2. Click **Write**
3. Click **Disable EDAC**
4. Change one bit (in case of 1-bit error correction) or two bits (in case of 2-bit error detection) in **Data** field (introducing error)
5. Click **Write**
6. Click **Enable EDAC**
7. Click **Read**
8. Observe Error Count Display and Data field in the GUI. The error count value increases by 1


The 1-bit error loop correction window is shown in Figure 9.

Figure 9 • 1-bit Error Loop Detection Window



The 2-bit error detection manual window is shown in Figure 10.

Figure 10 • 2-bit Error Detection Manual Window



2.6 Conclusion

This demo shows SmartFusion2 SECCED capabilities for the MDDR subsystem.

3 Appendix: Jumper Settings

Table 4 shows all the jumpers that are required to set on the SmartFusion2 Advanced Development Kit.

Table 4 • SmartFusion2 Advanced Development Kit Jumper Settings

Jumper	Pin (From)	Pin (To)	Comments
J116, J353, J354, J54	1	2	These are the default jumper settings of the Advanced Development Kit board. Ensure these jumpers are set accordingly.
J123	2	3	
J124, J121, J32	1	2	JTAG programming via FTDI

4 Revision History

The following table shows important changes made in this document for each revision.

Revision	Changes
Revision 3 (March 2016)	Updated the document for Libero v11.7 software release (SAR 77200).
Revision 2 (November 2015)	Updated the document for Libero v11.6 software release (SAR 72436).
Revision 1 (May 2015)	Initial release for Libero SoC v11.5 software release.

Superseded

5 Product Support

Microsemi SoC Products Group backs its products with various support services, including Customer Service, Customer Technical Support Center, a website, electronic mail, and worldwide sales offices. This appendix contains information about contacting Microsemi SoC Products Group and using these support services.

5.1 Customer Service

Contact Customer Service for non-technical product support, such as product pricing, product upgrades, update information, order status, and authorization.

From North America, call 800.262.1060
From the rest of the world, call 650.318.4460
Fax, from anywhere in the world, 408.643.6913

5.2 Customer Technical Support Center

Microsemi SoC Products Group staffs its Customer Technical Support Center with highly skilled engineers who can help answer your hardware, software, and design questions about Microsemi SoC Products. The Customer Technical Support Center spends a great deal of time creating application notes, answers to common design cycle questions, documentation of known issues, and various FAQs. So, before you contact us, please visit our online resources. It is very likely we have already answered your questions.

5.3 Technical Support

For Microsemi SoC Products Support, visit
<http://www.microsemi.com/products/fpga-soc/design-support/fpga-soc-support>.

5.4 Website

You can browse a variety of technical and non-technical information on the Microsemi SoC Products Group home page, at <http://www.microsemi.com/products/fpga-soc/fpga-and-soc>.

5.5 Contacting the Customer Technical Support Center

Highly skilled engineers staff the Technical Support Center. The Technical Support Center can be contacted by email or through the Microsemi SoC Products Group website.

5.5.1 Email

You can communicate your technical questions to our email address and receive answers back by email, fax, or phone. Also, if you have design problems, you can email your design files to receive assistance. We constantly monitor the email account throughout the day. When sending your request to us, please be sure to include your full name, company name, and your contact information for efficient processing of your request.

The technical support email address is soc_tech@microsemi.com.

5.5.2 My Cases

Microsemi SoC Products Group customers may submit and track technical cases online by going to [My Cases](#).

5.5.3 Outside the U.S.

Customers needing assistance outside the US time zones can either contact technical support via email (soc_tech@microsemi.com) or contact a local sales office. Visit [About Us](#) for [sales office listings](#) and [corporate contacts](#).

5.6 ITAR Technical Support

For technical support on RH and RT FPGAs that are regulated by International Traffic in Arms Regulations (ITAR), contact us via soc_tech@microsemi.com. Alternatively, within My Cases, select **Yes** in the ITAR drop-down list. For a complete list of ITAR-regulated Microsemi FPGAs, visit the ITAR web page.

Superseded



**Microsemi Corporate
Headquarters**

One Enterprise, Aliso Viejo,
CA 92656 USA

Within the USA: +1 (800) 713-4113
Outside the USA: +1 (949) 380-6100
Sales: +1 (949) 380-6136
Fax: +1 (949) 215-4996
E-mail: sales.support@microsemi.com

© 2016 Microsemi Corporation. All rights reserved. Microsemi and the Microsemi logo are trademarks of Microsemi Corporation. All other trademarks and service marks are the property of their respective owners.

Microsemi Corporation (Nasdaq: MSCC) offers a comprehensive portfolio of semiconductor and system solutions for communications, defense & security, aerospace and industrial markets. Products include high-performance and radiation-hardened analog mixed-signal integrated circuits, FPGAs, SoCs and ASICs; power management products; timing and synchronization devices and precise time solutions, setting the world's standard for time; voice processing devices; RF solutions; discrete components; enterprise storage and communication solutions, security technologies and scalable anti-tamper products; Ethernet solutions; Power-over-Ethernet ICs and midspans; as well as custom design capabilities and services. Microsemi is headquartered in Aliso Viejo, Calif, and has approximately 4,800 employees globally. Learn more at www.microsemi.com.

Microsemi makes no warranty, representation, or guarantee regarding the information contained herein or the suitability of its products and services for any particular purpose, nor does Microsemi assume any liability whatsoever arising out of the application or use of any product or circuit. The products sold hereunder and any other products sold by Microsemi have been subject to limited testing and should not be used in conjunction with mission-critical equipment or applications. Any performance specifications are believed to be reliable but are not verified, and Buyer must conduct and complete all performance and other testing of the products, alone and together with, or installed in, any end-products. Buyer shall not rely on any data and performance specifications or parameters provided by Microsemi. It is the Buyer's responsibility to independently determine suitability of any products and to test and verify the same. The information provided by Microsemi hereunder is provided "as is, where is" and with all faults, and the entire risk associated with such information is entirely with the Buyer. Microsemi does not grant, explicitly or implicitly, to any party any patent rights, licenses, or any other IP rights, whether with regard to such information itself or anything described by such information. Information provided in this document is proprietary to Microsemi, and Microsemi reserves the right to make any changes to the information in this document or to any products and services at any time without notice.