

UG0648
User Guide
Motor Control Libero Project



Microsemi Corporate Headquarters
One Enterprise, Aliso Viejo,
CA 92656 USA
Within the USA: +1 (800) 713-4113
Outside the USA: +1 (949) 380-6100
Fax: +1 (949) 215-4996
Email: sales.support@microsemi.com
www.microsemi.com

© 2016 Microsemi Corporation. All rights reserved. Microsemi and the Microsemi logo are trademarks of Microsemi Corporation. All other trademarks and service marks are the property of their respective owners.

Microsemi makes no warranty, representation, or guarantee regarding the information contained herein or the suitability of its products and services for any particular purpose, nor does Microsemi assume any liability whatsoever arising out of the application or use of any product or circuit. The products sold hereunder and any other products sold by Microsemi have been subject to limited testing and should not be used in conjunction with mission-critical equipment or applications. Any performance specifications are believed to be reliable but are not verified, and Buyer must conduct and complete all performance and other testing of the products, alone and together with, or installed in, any end-products. Buyer shall not rely on any data and performance specifications or parameters provided by Microsemi. It is the Buyer's responsibility to independently determine suitability of any products and to test and verify the same. The information provided by Microsemi hereunder is provided "as is, where is" and with all faults, and the entire risk associated with such information is entirely with the Buyer. Microsemi does not grant, explicitly or implicitly, to any party any patent rights, licenses, or any other IP rights, whether with regard to such information itself or anything described by such information. Information provided in this document is proprietary to Microsemi, and Microsemi reserves the right to make any changes to the information in this document or to any products and services at any time without notice.

About Microsemi

Microsemi Corporation (Nasdaq: MSCC) offers a comprehensive portfolio of semiconductor and system solutions for aerospace & defense, communications, data center and industrial markets. Products include high-performance and radiation-hardened analog mixed-signal integrated circuits, FPGAs, SoCs and ASICs; power management products; timing and synchronization devices and precise time solutions, setting the world's standard for time; voice processing devices; RF solutions; discrete components; enterprise storage and communication solutions, security technologies and scalable anti-tamper products; Ethernet solutions; Power-over-Ethernet ICs and midspans; as well as custom design capabilities and services. Microsemi is headquartered in Aliso Viejo, California, and has approximately 4,800 employees globally. Learn more at www.microsemi.com.

Contents

1	Revision History	1
1.1	Revision 3.0	1
1.2	Revision 2.0	1
1.3	Revision 1.0	1
2	About this Guide	2
2.1	Purpose	2
2.2	Intended Audience	2
2.3	Reference	2
3	Running the Libero Project	3
3.1	Opening the Libero Project	3
3.2	Downloading Cores from Libero	4
3.2.1	Importing Cores	4
3.3	Running the Motor Control Design	6
4	Project Description	11
4.1	BLDC Sensorless and Stepper Motor Project	12
4.2	BLDC Encoder Project	13
4.3	BLDC with Hall Project	14
4.4	Description of Interfacing IPs	15
5	Modifying the Design	18
5.1	Editing I/O Configuration	18
5.2	Editing Timing Constraints	21
5.3	Generating and Viewing Reports	23

Figures

Figure 1	Opening the Downloaded Project	3
Figure 2	Pop-Up Window after Opening the Project File	3
Figure 3	Core Error - Log Window	4
Figure 4	Catalog – IP Cores Download	4
Figure 5	Catalog Tab in the Libero Project	5
Figure 6	Message after Importing Cores Successfully	5
Figure 7	Catalog Tab after Importing Cores	5
Figure 8	Updating eNVM Content – Design Flow Tab	6
Figure 9	eNVM Update Tool Window to Update .hex File	7
Figure 10	Modify Data Storage Client Window to Replace .hex File	8
Figure 11	Run Program Action in the Design Flow Tab	9
Figure 12	Design flow tab after device has been programmed	10
Figure 13	Design Hierarchy Tab with Root Module – MC_System_top	11
Figure 14	MC_System_top Design	12
Figure 15	Bldc_Axis Tab	12
Figure 16	MC_System_top Design	13
Figure 17	BLDC_Encoder_Axis Tab	13
Figure 18	MC_System_top Design	14
Figure 19	BLDC_HALL_Axis Tab	14
Figure 20	The apb3_if Block	15
Figure 21	ADC Measurements Block	15
Figure 22	Three Phase PWM Block	16
Figure 23	Configuration Window for IP Blocks	16
Figure 24	Creating a SmartHDL File from HDL Files	17
Figure 25	Editing I/O Constraints	18
Figure 26	Opening the I/O Editor	19
Figure 27	I/O Editor Window	20
Figure 28	Editing Timing Constraints	21
Figure 29	Editing Timing Constraints Through SmartTime	22
Figure 30	SmartTime Window to Edit Timing Constraints	22
Figure 31	Generating Reports	23
Figure 32	List of Reports in the Reports Tab	23
Figure 33	Resource Utilization from Compile Report	24
Figure 34	Timing Analysis from the Timing Report	25

1 Revision History

1.1 Revision 3.0

There were no changes to the technical content in revision 3.0 of this document.

1.2 Revision 2.0

The following is a summary of the changes in revision 2.0 of this document.

- Updated the [Opening the Libero Project](#), page 3 section for the updated screen shots (SAR 80524).
- Added the [Downloading Cores from Libero](#), page 4 section (SAR 80524).
- Updated the [Importing Cores](#), page 4 section for download feature (SAR 80524).
- Added [BLDC Sensorless and Stepper Motor Project](#), page 12, [BLDC Encoder Project](#), page 13, and [BLDC with Hall Project](#), page 14 (SAR 80524).

1.3 Revision 1.0

Revision 1.0 was the first publication of this document.

2 About this Guide

2.1 Purpose

This document familiarizes users with the motor control design in the Libero® System-on-Chip software user guide. It describes the steps for importing cores, running the design, editing I/O constraints, editing timing, and describes the motor control project.

2.2 Intended Audience

This document is not a complete Libero software user guide. It is intended for users who are unfamiliar with the Libero SoC tool to get started with motor control design.

2.3 Reference

Ensure that the latest version of Libero is downloaded from <http://www.microsemi.com/products/fpga-soc/design-resources/design-software/libero-soc> and installed. Download the [Motor Control project](#).

For more information on Microsemi's Motor Control Solutions, visit <http://www.microsemi.com/applications/motor-control#solutions>.

Note: The downloaded project is based on encrypted IP blocks. It causes the design flow process to run up to 5x slower than an unencrypted (plaintext) IP.

3 Running the Libero Project


This section describes how to run the motor control project in Libero.

3.1 Opening the Libero Project

The following steps describe the procedure for opening the libero project:

1. Launch the installed Libero software.
2. To open the downloaded project, click **Project -> Open Project**; browse to the location and select the project file as shown in the following figure and click **Open**.


Figure 1 • Opening the Downloaded Project



A pop-up appears, as shown in the following figure.


3. Click **Dismiss**, the Libero window is ready for use.

Figure 2 • Pop-Up Window after Opening the Project File



The Log window displays error messages of missing cores as shown in the following figure. These cores can be directly downloaded from Libero or can be imported from the downloaded contents.

Figure 3 • Core Error - Log Window




3.2 Downloading Cores from Libero

The following steps describe how to download IP cores from Libero SoC:

1. Click the **Catalog** tab, as shown in the following figure. If the IP cores are not already available in the Libero SoC vault, they are displayed in grey.
2. Select all the Motor Control IP cores by clicking on each of them holding the **Ctrl** key. Right-click the selected IP cores and click **Download** to download the cores.

Figure 4 • Catalog – IP Cores Download




3.2.1 Importing Cores

The motor control IP cores can also be imported from the downloaded folder.

Note: It is recommended to download the IP cores directly from Libero SoC as it has the latest version of cores.


1. Click the **Catalog** tab as shown in the following figure.

Figure 5 • Catalog Tab in the Libero Project




2. On the top right corner of the screen, click **Settings**. In the drop down list, click **Add core to vault**.
3. In the following screen, browse to the cores folder (unzipped from the downloaded file). Select all the *.cpz files, and then click **Open**. After importing the files successfully, a message appears as shown in the following figure.

Figure 6 • Message after Importing Cores Successfully



4. After the cores are imported, the Catalog tab must resemble the following figure. Expand the **Solutions-MotorControl** tab to view the cores.

Figure 7 • Catalog Tab after Importing Cores




3.3 Running the Motor Control Design

The following steps describe how to verify the source directory for the eNVM content (.hex file).


1. In the **Design Flow** tab, double-click **Update eNVM Memory Content** as shown in the following figure.

Figure 8 • Updating eNVM Content – Design Flow Tab




This opens the **eNVM Update Tool** pop-up window as shown in the following figure.


Figure 9 • eNVM Update Tool Window to Update .hex File




- In the **eNVM Update Tool** window, select the **User Client (MSS_data)** by clicking on it. Then click **Edit**.
This opens the "**Modify Data Storage Client**" pop-up window as shown in the following figure.
- In the "Modify Data Storage Client" window. Click **Browse**, select .hex file from: **project folder -> SoftConsole -> Motor_Control_5_1_0 -> Motor_Control_sb_MSS_CM3_app -> Release** (Motor_Control_sb_MSS_CM3_app.hex). Click **Ok** to close the "Modify Data Storage Client", and click **Ok** again to close the eNVM Update Tool window.

Figure 10 • Modify Data Storage Client Window to Replace .hex File

4. Connect FlashPro4 to the board and switch ON the switch SW2.
5. In the **Design Hierarchy** tab, double-click **Run PROGRAM Action** to program the device as shown in the following figure.

Figure 11 • Run Program Action in the Design Flow Tab


6. If the programming is successful, it is indicated by a green mark as shown in the following figure. The motors can be run using the GUI as described in the [DG0598: SmartFusion2 Dual-Axis Motor Control Starter Kit Demo Guide](#).

Figure 12 • Design flow tab after device has been programmed

4 Project Description

Select the **Design Hierarchy** tab as shown in the following figure. This window shows various modules in the design. The module in bold is the root as shown in the following figure. Generally, the root module and other modules listed under root module are synthesized.

Figure 13 • Design Hierarchy Tab with Root Module – MC_System_top




4.1 BLDC Sensorless and Stepper Motor Project

The following steps describe how to create a BLDC sensorless and stepper motor project:

1. Double-click the **MC_System_top**. The SmartDesign tab opens with **MC_System_top**, which instantiates the BLDC Axis, Stepper Axis and MC_System block as shown in the following figure. The MC_System block contains the microcontroller subsystem (MSS).


Figure 14 • MC_System_top Design



2. In the **Design Hierarchy** tab, expand the **MC_System_top** to show the modules instantiated under the module and double-click **Bldc_Axis** to open the Bldc_Axis module, as shown in the following figure. Alternatively, double-click **Bldc axis** in the SmartDesign window to open the **Bldc_Axis** module.

The Bldc_Axis tab is displayed with the visual connections of the blocks instantiated within the Bldc_Axis.

Figure 15 • Bldc_Axis Tab




Refer to *AC445: Motor Control Design using SmartFusion2/IGLOO2 Devices Application Note* for more information on BLDC Sensorless and Stepper Motor Project.

4.2 BLDC Encoder Project

The following steps explain how to create a BLDC encoder project:

1. Double-click **MC_System_top** on the left. The **MC_System_top** tab is displayed on the right with the design, which instantiates the BLDC Encoder Axis and MC_System blocks, as shown in the following figure. The MC_System block contains the microcontroller subsystem (MSS).


Figure 16 • MC_System_top Design



2. In the **Design Hierarchy** tab, expand the **MC_System_top** to show the modules instantiated under the module and double-click **BLDC_Encoder_Axis**, as shown in Figure 18. Alternatively, double-click **BLDC_Encoder_Axis** in the SmartDesign window to open the BLDC_Encoder_Axis module.

The **BLDC_Encoder_Axis** is displayed with the visual connections of the blocks instantiated within Bldc_Encoder_Axis.

Figure 17 • BLDC_Encoder_Axis Tab




4.3 BLDC with Hall Project

The following steps enable to create a BLDC with hall project:


1. Double-click **MC_System_top** on the left. The SmartDesign tab opens with **MC_System_top** on the right, which instantiates the **BLDC_HALL_Axis** and **MC_System** blocks, as shown in the following figure. The MC_System block contains the microcontroller subsystem (MSS).

Figure 18 • MC_System_top Design



2. In the **Design Hierarchy** tab, expand the **MC_System_top** to show the modules instantiated under the module and double-click **BLDC_HALL_Axis** to open, as shown in the following figure. Alternatively, double-click BLDC_HALL_Axis in the SmartDesign window to open the BLDC_HALL_Axis module.
The **BLDC_HALL_Axis** tab is displayed with connections of the blocks instantiated within BLDC_HALL_Axis.


Figure 19 • BLDC_HALL_Axis Tab



4.4 Description of Interfacing IPs


The APB3_IF block acts as a bridge between the MSS and the FPGA fabric blocks. Several parameters are computed in the MSS based on GUI inputs and passed to the fabric. This feature allows the designer to modify parameters without rerunning the FPGA flow. The fabric sends internal variables to the MSS for visualizing them in a GUI and debugging the design. The APB3 interface block is shown in the following figure.

Figure 20 • The apb3_if Block




The ADC interface block provides multi-bit data from an ADC device SPI port. It acts as an SPI master, while the ADC device works as a slave, providing motor current information to other blocks in the control algorithm. It also allows the designer to select the number of channels and the clock divider to provide the SPI clock (SCK). The ADC measurements block is shown in the following figure.

Figure 21 • ADC Measurements Block




The three phase Pulse width modulation (PWM) generation block generates three independent channels of complementary PWM, with features like configurable PWM period, dead time, and delay time.

These parameters are configured from the MSS through the APB3 interface. Depending on the driver device, complementary PWMs can be used. The three phase PWM block is shown in the following figure.


Figure 22 • Three Phase PWM Block

1. In the **Design Hierarchy** window, double-click the **Stepper Axis** tab to open the **Stepper Motor SmartDesign** tab. It shows the interconnection between the blocks used in the stepper design. The Stepper design uses the ADC interface and uses two phases of the three phase PWM block.
2. To configure an IP block, double-click **IP Block**. A configuration window appears, which allows the designer to modify port widths and other constants. For example, if the FOC_Transforms block is to be configured, double click the `foc_transforms_0` block. A configurator window opens, as shown in the following figure. For further information, refer individual IP user guides at <http://www.microsemi.com/applications/motor-control#resources>.

Figure 23 • Configuration Window for IP Blocks

3. IP blocks are available as modules in the Project Catalogue for use in SmartDesigns. Select an IP in the catalog and drag it into a SmartDesign to instantiate the IP.
4. Drag SmartDesign blocks into other SmartDesign modules to re-instantiate them.
5. To re-use other modules (from other HDL files), identify the module in the **Design Hierarchy** tab and drag it into the required SmartDesign tab. In case the module must be re-used with different configuration settings in each instantiation, the module needs to be converted to SmartHDL. To convert a module into SmartHDL, right-click the module in the **Design Hierarchy** tab and click **Create Core from HDL** as shown in the following figure, and then drag the block into the desired places.

Note: SmartHDL files are represented with a symbol.

Figure 24 • Creating a SmartHDL File from HDL Files

5 Modifying the Design


This section describes editing I/Os to run the design on a different board, editing timing constraints, and viewing reports generated by Libero SoC.

5.1 Editing I/O Configuration


The following steps describe the process of editing I/O configuration:

1. Click the **Design Flow** tab.
2. Use one of the following methods to edit I/O constraints:
 - Edit the I/O constraints .pdc file to edit the pin map, by clicking the constraint file, as shown in the following figure.


Figure 25 • Editing I/O Constraints



- Double-click **I/O Constraints** under **Edit Constraints**, as shown in the following figure.

Figure 26 • Opening the I/O Editor

The **I/O Editor** window is displayed, as shown in the following figure. You can assign or re-assign device pins and modify the drive strength in a GUI window. After changing the configuration, click **Commit and Check**, as shown in the following figure.


Figure 27 • I/O Editor Window

5.2 Editing Timing Constraints


The following steps describe how to edit timing constraints:

1. Use one of the following methods to edit I/O constraints:
 - Edit the Timing constraints file (.sdc) shown in the following figure.


Figure 28 • Editing Timing Constraints



- Double-click **Timing Constraints** as shown in the following figure.

Figure 29 • Editing Timing Constraints Through SmartTime


This opens a GUI (SmartTime) to edit timing Constraints as shown in the following figure.

Figure 30 • SmartTime Window to Edit Timing Constraints

5.3 Generating and Viewing Reports


1. In the Menu bar, click **Design -> Reports** as shown in the following figure.

Figure 31 • Generating Reports




2. This opens the **Reports** tab, which contains all the reports generated while running the design, as shown in the following figure.

Figure 32 • List of Reports in the Reports Tab



3. The resource utilization can be viewed in the compiled report. It helps analyze and decide:
 - Whether or not the design fits the device.
 - If any additional logic can be added to the existing design.
 - Whether or not the design can fit into a smaller device.

Figure 33 • Resource Utilization from Compile Report

- The timing report (resulting from Verify Timing) shows the minimum and maximum delay analysis. This delay analysis helps determine if the design will work without errors for the given clock constraint.

Figure 34 • Timing Analysis from the Timing Report

Reports MC_System_top Bldc_Axis MS_MC_System_top_compile.sdc foc_transforms.vhd StartPage Stepper_Axis

MC_System_top reports

- MC_System_top
 - MC_System_top_Da...
 - MC_System_top_m...
 - MC_System_top_pi...
 - MC_System_top_pi...
 - MC_System_top_ba...
 - MC_System_top_iof...
- Bldc_Axis
 - Bldc_Axis_manifest....
- MC_System
 - MC_System_manife...
- MC_System_sb
 - MC_System_sb_SYS...
 - MC_System_sb_CC...
 - MC_System_sb_ma...
- MC_System_sb_MSS
 - MC_System_sb_MS...
 - MC_System_sb_MS...
- Stepper_Axis
 - Stepper_Axis_DataS...
 - Stepper_Axis_DRC.x...
 - Stepper_Axis_manif...
- Synthesize
 - MC_System_to...
- Compile
 - MC_System_top_rw...
 - MC_System_to...
 - MC_System_top_co...
 - MC_System_top_co...
- Place and Route
 - MC_System_top_gl...
 - MC_System_to...
- Verify Timing
 - MC_System_top_m...
 - MC_System_top_mi...
 - MC_System_top_m...

Design	MC_System_top
Family	SmartFusion2
Die	M2S010
Package	484 FBGA
Temperature	COM
Voltage	COM
Speed Grade	-1
Design State	Post-Layout
Data source	Production
Min Operating Condition	BEST
Max Operating Condition	WORST
Scenario for Timing Analysis	Primary

Summary

Clock Domain	Period (ns)	Frequency (MHz)	Required Period (ns)	Required Frequency (MHz)	External Setup (ns)	External Hold (ns)
MC_System_0/MC_System_sb_0/CCC_0/CCC_INST/INST_CCC_IP:GL0	8.890	112.486	10.000	100.000	1.560	0.228
MC_System_0/MC_System_sb_0/CCC_0/CCC_INST/INST_CCC_IP:GL1	8.194	122.041	10.000	100.000	0.726	0.661
MC_System_0/MC_System_sb_0/FABOSC_0/I_RCOSC_25_50MHZ:CLKOUT	N/A	N/A	20.000	50.000	N/A	N/A
MC_System_0/MC_System_sb_0/CCC_0/CCC_INST/INST_CCC_IP:GL2	N/A	N/A	10.000	100.000	N/A	N/A

	Min Delay (ns)	Max Delay (ns)
Input to Output	N/A	N/A