SmartFusion2 SoC FPGA Adaptive FIR Filter - Libero SoC v11.6

DG0441 Demo Guide



October 2015





SmartFusion2 SoC FPGA Adaptive FIR Filter - Libero SoC v11.6

Revision History

Date	Revision	Change
7 October 2015	5	Sixth release
28 January 2015	4	Fifth release
22 August 2014	3	Fourth release
1 July 2014	2	Third release
30 November 2013	1	Second release
22 May 2013	0	First release

Confidentiality Status






Table of Contents

	Preface	4
	About this document	
	Intended Audience	
	References	
	Microsemi Publications	
	SmartFusion2 SoC FPGA - Adaptive FIR Filter Demo	
	Introduction	5
	Theory of Operation	
	Design Requirements	9
	Demo Design	9
	Demo Design Description	
	Setting Up the Demo Design	
	Setting Up the Demo Design for SmartFusion2 Starter Kit	
	Programming the Demo Design	
	Setting Up the Device	17
	Programming the Device	19
	Adaptive FIR Filter Demo GUI	21
	Running the Design	21
	Conclusion	31
	Appendix 1: SmartDesign Implementation	32
	Appendix 2: Resource Usage Summary	2.4
	Appendix 2: Resource Usage Summary	34
Δ	List of Changes	35
	List of Offanges	55
В	Product Support	36
_	Customer Service	
	Customer Technical Support Center	
	Technical Support	
	Website	
	Contacting the Customer Technical Support Center	
	Email	
	My Cases	37
	Outside the U.S	
	ITAR Technical Support	37



Preface

About this document

This demo is for SmartFusion®2 system-on-chip (SoC) field programmable gate array (FPGA) devices. It provides instructions on how to use the corresponding reference design.

Intended Audience

SmartFusion2 devices are used by:

- · FPGA designers
- · Embedded designers
- · System-level designers

References

Microsemi Publications

- UG0451: IGLOO2 and SmartFusion2 Programming User Guide
- UG0450: SmartFusion2 SoC and IGLO02 FPGA System Controller User Guide
- UG0331: SmartFusion2 Microcontroller Subsystem User Guide
- SmartFusion2/IGLOO2 Digital Signal Processing Reference Guide

See the following web page for a complete and up-to-date listing of SmartFusion2 device documentation: http://www.microsemi.com/products/fpga-soc/soc-fpga/sf2docs





SmartFusion2 SoC FPGA - Adaptive FIR Filter Demo

Introduction

The SmartFusion2 SoC FPGA devices integrate a fourth generation flash-based FPGA fabric and an ARM® Cortex®-M3 processor. The SmartFusion2 SoC FPGA fabric includes embedded mathblocks, which are optimized specifically for digital signal processing (DSP) applications such as, finite impulse response (FIR) filters, infinite impulse response (FIR) filters, infinite impulse response (FIR) functions.

Adaptive filter automatically adjusts the filter coefficients according to the underlying adaptive algorithm and the input signal characteristics. Due to its self adjustment of transfer function of an unknown system and computational requirements, adaptive filters are widely used in different areas of DSP application such as communication, biomedical instrumentation, audio processing, and video processing.

The least mean square (LMS) is a basic adaptive algorithm used in adaptive filters to update the filter coefficients. The LMS algorithm has advantages over other algorithms because of its simplicity, less computations, and best performance in terms of the number of iterations required for convergence.

In this demo, an adaptive FIR filter application, the suppression of a narrow band signal interference on a wide band signal is implemented using an SmartFusion2 device. Refer to Figure 1.

The LMS algorithm is implemented in the FPGA fabric to adjust the filter weights/coefficients based on mean square error (MSE) approach. CoreFIR IP is used to perform the filtering operation and CoreFFT IP is used to generate the output spectrum to observe that the narrow band interfering signal component is suppressed. The host interface is implemented in microcontroller subsystem (MSS) to communicate with the Host PC. A user friendly SF2_Adaptive_FIR_Filter.exe generates input signals (narrow band signal and wide band signal), and also plots the input or output waveforms and the required spectrum.



Figure 1 • Narrowband Interference Cancellation

Theory of Operation

Adaptive filters are mainly categorized into four basic architectures:

- · System identification
- · Noise cancellation
- · Linear prediction
- · Inverse modeling

In this demo, linear prediction architecture is used to implement adaptive filter. The LMS algorithm uses a gradient search technique to determine the filter coefficients that minimize the mean square prediction error. The estimate of the gradient is based on the sample values of the tap-input vector and the error signal. The algorithm iterates over each coefficient in the filter, moving it in the direction of the approximated gradient. After reaching the optimal filter coefficients, the error signal e(n) consists of the Wideband signal. Figure 2 shows the linear prediction based adaptive filter architecture.




Figure 2 • Linear Prediction Adaptive Filter Architecture

The input signal x(n) consists of a desired wideband signal corrupted by a narrow band signals that are not required, refer to Figure 3 on page 8. In a linear prediction architecture, the desired signal d(n) is same as the input signal x(n) and delayed input $x(n-\Delta)$ is fed to the adaptive filter as shown in Figure 2. The delay factor Δ (delta) de-correlates the wideband component and correlates the narrow band component of the desired signal d(n) with the delayed input signal $x(n-\Delta)$.

The adaptive filter tries to estimate the narrow band component y(n), and forms an equivalent transfer function, which is similar to that of narrow band filters centered at the frequencies of the narrow band components of the input signal. At the summing junction, the filtered input signal subtracting with delayed input signal produces an error signal. The error signal is used by the LMS algorithm to adjust the filter coefficients. After some iterations, the error signal converges to a wide band component.



The following equations describe computing the coefficients using LMS algorithm.

$$y(n) = \sum_{k=0}^{k=1} h(n) \times x(n-\Delta-k)$$

EQ 1-1

where,

According to EQ 1-1, narrowband component y(n), is the adaptive filter output

h(n) is the filter weights/coefficients

 $x(n-\Delta)$ is the input signal to adaptive filter

I is length of the filter (number of taps)

k is the index variable.

The error is computed using the following equation:

$$e(n)=d(n)-y(n)$$

EQ 1-2

where,

e(n) is the error signal

d(n) is desired signal

The filter weights/coefficients are updated using the following equation:

$$h(n+1)=h(n)+\mu^*e(n)^*x(n-\Delta)$$

EQ 1-3

where,

h(n+1) is the estimated filter weights

h(n) is present filter weights

μ is the step size factor




Figure 3 • Input Spectrum of Narrow Band Signal + Wide Band Signal




Figure 4 • Output Spectrum of Wide Band Signal



Design Requirements

Table 1 • Design Requirements

Design Requirements	Description	
Hardware Requirements		
SmartFusion2 Starter Kit FlashPro4 programmer USB A to Mini-B cable	SF2-484-STARTER-KIT (M2S010-FGG484)	
SmartFusion2 Security Evaluation Kit FlashPro4 programmer USB A to Mini-B cable	Rev D or later (M2S090TS-FGG484)	
Host PC or Laptop	Windows 7, 64-bit Operating System	
Software Requirements		
Libero® System-on-Chip (SoC)	v11.6	
FlashPro Programming Software	v11.6	
Host PC Drivers	USB to UART drivers	
Framework	Microsoft .NET Framework 4 Client for launching demo GUI	

Demo Design

The design files are available for download from the following path in the Microsemi[®] website:

- SmartFusion2 Starter Kit: http://soc.microsemi.com/download/rsc/?f=m2s_dg0441_starter_adaptive_fir_filter_liberov11p6_ df
- SmartFusion2 Security Evaluation Kit: http://soc.microsemi.com/download/rsc/?f=m2s_dg0441_eval_adaptive_fir_filter_liberov11p6_df

Design files include:

- Design files
- Programming files
- GUI executable
- Readme file

Figure 5 shows the top-level structure of the SmartFusion2 Starter Kit design files. For further details, refer to the readme.txt file.



Figure 5 • SmartFusion2 Starter Kit Demo Design Files Top-Level Structure

Figure 6 shows the top-level structure of the SmartFusion2 Security Evaluation Kit design files. For further details, refer to the readme.txt file.




Figure 6 • SmartFusion2 Security Evaluation Kit Demo Design Files Top-Level Structure



Demo Design Description

This demo design uses the following blocks:

- MSS block
- Control logic (user RTL)
- LMS_FIR_TOP (Smart Design)
- TPSRAM (IPcore)
- · CoreFFT (IPcore)




Figure 7 • Adaptive FIR Filter Demo Block Diagram

MSS Block

The MSS block sends and receives the data between the Host PC (GUI interface) and FPGA fabric logic. The MMUART interface is used to communicate with the Host PC. FIC_0 interface (APB master) is used to communicate with the fabric user logic.

Control Logic

This is the user logic that is implemented in the fabric and consists of the following two finite-state machines (FSM)s:

- Data Handling: Implements and controls operations like loading the filter input data to the
 corresponding input data buffer, reading of processed data, and FFT data values. An APB bus
 slave is implemented to communicate with the MSS APB master.
- **Filter Control**: Controls the FIR filter and FFT operations. Loads the filtered data to the corresponding output buffer and moves the FFT output data to the corresponding output data buffer.



LMS FIR TOP

This is a SmartDesign block implemented in the fabric. It consists of the following blocks:

- LMS_CONTROL_FSM: This FSM is implemented in the RTL to provide the control signals to the LMS_ALGO block.
- LMS_ALGO: This LMS algorithm is implemented in the RTL to compute the error signal, correction factor, filter coefficients, and to send the filter coefficients to the Core FIR filter.
- **CoreFIR**: CoreFIR IP is used in the Reloadable Coefficient mode to configure its coefficients on the fly. CoreFIR IP configuration is as follows:
 - Version: 8.5.104
 - Filter Type: Single rate fully enumerated
 - No of taps: 16
 - Coefficients type: Reloadable
 - Coefficients bit width: 16 (signed)
 - Data bit width: 16 (signed)
 - Filter structure: Transposed with no symmetry

TPSRAM IP

TPSRAM IP uses the following configurations:

- Input signal data buffer (depth: 1024, width: 16)
- Output signal buffer (depth: 1024, width: 16)
- Output signal FFT real data buffer (depth: 1024, width: 16).
- Output signal FFT imaginary data buffer (depth: 1024, width: 16)

CoreFFT

CoreFFT IP is used to generate the frequency spectrum of the filtered data. CoreFFT IP configuration is as follows:

- Version: 6.3.102
- · FFT Architecture: In place
- · FFT type: Forward
- FFT Scaling: Conditional
- FFT Transform Size: 256
- Width: 16

For detailed SmartDesign implementation and resource usage summary, refer to "Appendix 1: SmartDesign Implementation" on page 32.





Setting Up the Demo Design

Setting Up the Demo Design for SmartFusion2 Starter Kit

The following steps describe how to setup the hardware demo for SmartFusion2 Starter Kit:

1. Connect the jumpers on the SmartFusion2 Starter Kit board as shown in Table 2.

Table 2 • SmartFusion2 Starter Kit Jumper Settings

Jumper	Configuration	Comments
JP1	1-2 Close, 3-4 Open	Enable power on the M2S-FG484 SOM (VCC3).
JP2	1-2 Open, 3-4 Close	Select appropriate JTAG mode and enable power to the SmartFusion2 JTAG controller.
JP3	1-3 Open, 2-4 Close	Use the mini-USB port as the power source.

- 2. Connect the FlashPro4 programmer to the P5 connector of the SmartFusion2 Starter Kit board.
- 3. Connect the Host PC USB port to the P1 Mini USB connector on the SmartFusion2 Starter Kit board using the USB Mini-B cable.

Figure 8 shows the board setup for running the Adaptive FIR filter demo on the SmartFusion2 Starter Kit.



Figure 8 • SmartFusion2 SoC FPGA Starter Kit Setup

4. Ensure that the USB to UART bridge drivers are automatically detected. This can be verified in the **Device Manager** of the Host PC.






Figure 9 • USB to UART Bridge Drivers for SmartFusion2 Starter Kit

5. If USB to UART bridge drivers are not installed, download and install the drivers from www.microsemi.com/soc/documents/CDM_2.08.24_WHQL_Certified.zip.

Setting Up the Demo Design for SmartFusion2 Security Evaluation Kit

The following steps describe how to setup the hardware demo for Security Evaluation Kit:

1. Connect the jumpers on the SmartFusion2 Security Evaluation Kit board as shown in Table 3.

Table 3 • SmartFusion2 Security Evaluation Kit Jumper Settings

Jumper	Configuration	Comments	
J23		Jumper to select switch-side MUX inputs of A or B to the lineside.	
	Close	Pin 1-2 (Input A to the lineside) that is on board 125 MHz differential clock oscillator output will be routed to lineside.	
	Open	Pin 2-3 (Input B to the lineside) that is external clock required to source through SMA connectors to the lineside.	
J22	-	Jumper to select the output enables control for the lineside outputs.	
	Close	Pin 1-2 (Lineside output enabled)	
	Open	Pin 2-3 (Lineside output disabled)	
J24 Open		Jumper to provide the VBUS supply to USB when using in Host mode.	



Table 3 • SmartFusion2 Security Evaluation Kit Jumper Settings (continued)

Jumper	Configuration	Comments	
J8	_	JTAG selection jumper to select between RVI header or FP4 header for application debug.	
	Close	Pin 1-2 FP4 for SoftConsole/FlashPro	
Open		Pin 2-3 RVI for Keil™ ULINK™/IAR J-Link®	
	Open	Pin 2-4 for Toggling JTAG_SEL signal remotely using GPIO capability of FT4232 chip.	
J3 – Jumpers to select either SW2 input or signation from FT4232H chip.		Jumpers to select either SW2 input or signal ENABLE_FT4232 from FT4232H chip.	

Notes:

- 1. Ensure that the power supply switch SW7 is OFF while making the jumper connections.
- 2. Connect the Power supply to the J6 connector, switch on the power supply switch, SW7.
 - 2. Connect the FlashPro4 programmer to the J5 connector of the SmartFusion2 Security Evaluation Kit board.
 - 3. Connect the Host PC USB port to the P1 Mini USB connector on the SmartFusion2 Security Evaluation Kit board using the USB Mini-B cable.





Figure 10 shows the board setup for running the DSP Adaptive FIR filter demo on the SmartFusion2 Security Evaluation Kit.





Figure 10 • SmartFusion2 Security Evaluation Kit Setup

4. Switch **ON** the SW7 power supply switch.





5. Ensure that the USB to UART bridge drivers are automatically detected. This can be verified in the **Device Manager** of the Host PC. Figure 11 shows the USB Serial port.




Figure 11 • USB to UART Bridge Drivers for SmartFusion2 Security Evaluation Kit

6. If USB to UART bridge drivers are not installed, download and install the drivers from www.microsemi.com/soc/documents/CDM_2.08.24_WHQL_Certified.zip.

Programming the Demo Design

The following steps describe how to program the demo design:

- 1. Download the demo design from the following links:
 - SmartFusion2 Starter Kit:
 - http://soc.microsemi.com/download/rsc/?f=m2s_dg0441_starter_adaptive_fir_filter_liberov11_p6_df
 - SmartFusion2 Security Evaluation Kit:
 http://soc.microsemi.com/download/rsc/?f=m2s_dg0441_eval_adaptive_fir_filter_liberov11p6
- 2. Launch the FlashPro software.
- 3. Click New Project.



4. In the New Project window, enter the project name as SF2_Adaptive_Filter.




Figure 12 • FlashPro - New Project

- 5. Click Browse and navigate to the location where you want to save the project.
- 6. Select Single device as the Programming mode.
- 7. Click **OK** to save the project.

Setting Up the Device

The following steps describe how to configure the device:

- 1. Click Configure Device on the FlashPro GUI.
- 2. Click Browse and navigate to the location where the Adaptive_FIR_top.stp file is located and select the file. The default location of the programming file is:

 - SmartFusion2 Security Evaluation Kit:
 <download_folder>\SF2_Eval_Adaptive_FIR_filter_Demo_DF\Programming files\Adaptive_FIR_top.stp
- 3. Click **Open**. The required programming file is selected and is ready to be programmed in the device.
- 4. Select Advanced as Mode and PROGRAM as Action.



Programming the Device




Figure 13 • FlashPro Project Configuration

Click **PROGRAM** to start programming the device. Wait until programmer status is changed to **RUN PASSED**.






Figure 14 • FlashPro Project RUN Passed



Adaptive FIR Filter Demo GUI

The adaptive FIR filter demo is provided with a user-friendly GUI that runs on the Host PC and communicates with the SmartFusion2 Starter Kit. The UART is used as the underlying communication protocol between the Host PC and SmartFusion2 Starter Kit or SmartFusion2 Security Evaluation Kit. Figure 15 shows the Adaptive FIR Filter demo GUI.




Figure 15 • Adaptive FIR Filter Demo GUI

The Adaptive FIR filter demo window consists of the following tabs:

- Input Parameters: Configures the serial COM port, filter generation, and signal generation.
- Filter Output: Plots Error signal and its frequency spectrum
- Text Viewer: Shows the coefficients, input signal, output signal, and FFT data values

Click Help for more information on the GUI.

Running the Design

- 1. Launch the adaptive FIR filter demo GUI, install and invoke the executable file provided with the design files. The default location of the executable file is:
 - SmartFusion2 Starter Kit: <download_folder>\SF2_Starter_Adaptive_FIR_filter_Demo_DF\GUI\SF2_Adaptive_FIR_Filt er.exe
 - SmartFusion2 Security Evaluation Kit:
 <download_folder>\SF2_Eval_Adaptive_FIR_filter_Demo_DF\GUI\SF2_Adaptive_FIR_Filter.
 exe

The Adaptive FIR Filter Demo window is displayed, refer to Figure 16.




Figure 16 • Serial Port Configuration

2. **Serial Port Configuration**: The COM port number is automatically detected and baud rate is fixed at 115200. Click **Connect**. Refer to Figure 16.



3. **Signal Generation**: Enter the narrowband signal frequency as 2 MHz (supported range is 1 MHz to 20 MHz) and click **Generate**. Refer to Figure 17.




Figure 17 • Signal Generation

Adaptive FIR Filter Demo adds the wide band signal (generated inside the Adaptive FIR Filter Demo window) to the narrow band signal component and plots the combined signal (Narrowband and Wideband), FFT spectrum. Refer to Figure 18.




Figure 18 • Signal Generation



4. Click **Start** to load the input data (1K samples) to the SmartFusion2 device for processing the filtering operation, refer to Figure 19.




Figure 19 • Adaptive FIR Filter Demo - Start

After completing the filter operation, the GUI receives the error data and its FFT data from the SmartFusion2 device and plots as shown in Figure 20. The error signal plot shows the suppression of narrowband component from the wideband signal only after the required number of iterations.




Figure 20 • Error Signal: Time and Frequency Plot



The narrowband signal component is suppressed gradually in the Error signal frequency spectrum. This can be observed in the Error signal FFT plot as shown in Figure 21.



Figure 21 • Error Signal: Time and Frequency Plot

5. Click **Compare** to analyze the Input wide band data with the Output wide band data.




Figure 22 • Compare Error Signal: Time and Frequency Plot

A window displaying the comparison between the Input Wide band and Output Wide band is displayed, refer to Figure 23.



Figure 23 • Comparison of Input Wide Band and Output Wide Band

The plot can be zoomed in for comparison, refer to Figure 24.



Figure 24 • Input Wide Band vs Output Wide Band



6. Compare the Error signal (Output Wide band signal) with the Input Wide band signal, refer to Figure 25. You can see that the narrow band interfering component is eliminated and the wide band signal is preserved in Error signal.




Figure 25 • Comparison of Input Wide Band and Output Wide Band

7. Click Close, refer to Figure 26.



Figure 26 • Closing Input Wide Band vs Output Wide Band

- 8. You can copy, save, export, and customize page and configure print setup the Error Signal plot. Right-click the **Error Signal** plot.
- 9. From the context sensitive pop-up select the required option.



It shows the different options as shown in Figure 27. The data can be copied, saved, and exported to CSV plot for analysis purpose. Page setup, print, show point values, Zoom, and set scale to default.




Figure 27 • Error Signal - GUI Options

10. The input signal and error signal values can be viewed in the **Text Viewer** tab. Click the **Text Viewer** tab and then click the corresponding **View** shown in Figure 28.




Figure 28 • Text Viewer



Figure 29 shows the **Text Viewer** tab showing the **Input Signal** values.




Figure 29 • Text Viewer: Input Signal Values





- 11. To save the Input Signal as a text file, right-click the **Input Signal** window. The Input Signal window displays different options as shown in Figure 30.
- 12. Click **Save**. Select **OK** to save the text file.




Figure 30 • Text Viewer - Coefficients Save Options

13. Click Exit to stop the demo, refer to Figure 31.




Figure 31 • Exit Demo



Conclusion

This demo provides information about the features of the SmartFusion2 device including mathblocks and how to use Microsemi IPs (CoreFIR and CoreFFT) or narrow band interference cancellation application using Adaptive filters. This Adaptive FIR Filter based-demo is easy to use and provides several options to understand and implement DSP filters on the SmartFusion2 device.





Appendix 1: SmartDesign Implementation

Adaptive FIR filter SmartDesign is shown in Figure 1.




Figure 1 • Adaptive FIR Filter SmartDesign



SmartDesign LMS_FIR_TOP is shown in Figure 2.




Figure 2 • LMS_FIR_TOP Smart Design

Table 1 shows SmartDesign blocks in Adaptive FIR Filter.

Table 1 • Adaptive FIR Filter Demo Smart Design Blocks and Description

S.No	Block Name	Description
1	Adaptive_FIR	FIR_FILTER_0 is a System Builder generated component, in which MMUART is configured to handle the communication between the host PC and fabric logic. To generate a System Builder component, refer to the <i>SmartFusion2 System Builder User Guide</i> .
2	DATAHANDLE_FSM	Control logic to send/receive the data between MSS and data buffers
3	FILTERCONTROL_FSM	Control logic to generate the control signals for FIR and FFT operations
4	LMS_FIR_TOP	SmartDesign
5	INPUT_Buffer	FIR input signal data buffer
	OUTPUT_Buffer	FIR output signal buffer
	FFT_Im_Buffer	FFT output imaginary data buffer
	FFT_Re_Buffer	FFT output real data buffer
6	COREFFT	COREFFT IP

Table 2 shows SmartDesign blocks in LMS_FIR_TOP.

Table 2 • LMS_FIR_TOP Smart Design Blocks and Description

S.No	Block Name	Description
1	LMS_ALGO	LMS algorithm implemented in RTL to compute error, correction factor, and filter coefficients.
2	LMS_CONTROL_FSM	FSM implemented in RTL to control LMS_ALGO block
3	COREFIR	COREFIR IP



Appendix 2: Resource Usage Summary

Table 1 shows adaptive FIR filter demo resource usage summary.

Device: SmartFusion2 device

Die: M2S010

Package: 484 FBGA

Table 1 • Adaptive FIR Filter Demo Resource Usage Summary

Туре	Used	Total	Percentage
4LUT	2744	12084	22.71
DFF	2832	12084	23.44
RAM64x18	0	22	0
RAM1Kx18	11	21	52.38
MACC	13	22	59.09

Table 2 shows adaptive FIR filter resource usage summary.

Device: SmartFusion2 device

Die: M2S090TS **Package**: 484 FBGA

Table 2 • Adaptive FIR Filter Demo Resource Usage Summary

Туре	Used	Total	Percentage
4LUT	2743	86184	3.18
DFF	2832	86184	3.29
RAM64x18	0	112	0.00
RAM1K18	11	109	10.09
MACC	13	84	15.48

Table 3 shows MACC blocks usage summary.

Table 3 • MACC Blocks Usage Summary

CoreFI	R	CoreFFT	LMS_ALGO	Total
8		04	1	13



A – List of Changes

The following table shows important changes made in this document for each revision.

Date	Changes	Page
Revision 5 (October 2015)	Updated the document for Libero v11.6 software release (SAR 71419)	NA
Revision 4 (January 2015)	Updated the document for Libero v11.5 software release (SAR 63928).	NA
Revision 3 (August 2014)	Updated the document for Libero v11.4 software release (SAR 60161).	NA
Revision 2	Updated the document for Libero v11.3 software release (SAR 58924).	NA
(July 2014)	The "Theory of Operation" section updated (SAR 58924).	6
Revision 1 (November 2013)	Updated the document for Libero v11.2 software release (SAR 52986).	NA
Revision 0 (May 2013)	Initial release.	NA





B - Product Support

Microsemi SoC Products Group backs its products with various support services, including Customer Service, Customer Technical Support Center, a website, electronic mail, and worldwide sales offices. This appendix contains information about contacting Microsemi SoC Products Group and using these support services.

Customer Service

Contact Customer Service for non-technical product support, such as product pricing, product upgrades, update information, order status, and authorization.

From North America, call 800.262.1060 From the rest of the world, call 650.318.4460 Fax, from anywhere in the world, 408.643.6913

Customer Technical Support Center

Microsemi SoC Products Group staffs its Customer Technical Support Center with highly skilled engineers who can help answer your hardware, software, and design questions about Microsemi SoC Products. The Customer Technical Support Center spends a great deal of time creating application notes, answers to common design cycle questions, documentation of known issues, and various FAQs. So, before you contact us, please visit our online resources. It is very likely we have already answered your questions.

Technical Support

For Microsemi SoC Products Support, visit http://www.microsemi.com/products/fpga-soc/designsupport/fpga-soc-support

Website

You can browse a variety of technical and non-technical information on the SoC home page, at http://www.microsemi.com/products/fpga-soc/fpga-and-soc.

Contacting the Customer Technical Support Center

Highly skilled engineers staff the Technical Support Center. The Technical Support Center can be contacted by email or through the Microsemi SoC Products Group website.

Email

You can communicate your technical questions to our email address and receive answers back by email, fax, or phone. Also, if you have design problems, you can email your design files to receive assistance. We constantly monitor the email account throughout the day. When sending your request to us, please be sure to include your full name, company name, and your contact information for efficient processing of your request.

The technical support email address is soc_tech@microsemi.com.



My Cases

Microsemi SoC Products Group customers may submit and track technical cases online by going to My Cases.

Outside the U.S.

Customers needing assistance outside the US time zones can either contact technical support via email (soc_tech@microsemi.com) or contact a local sales office. Visit About Us for sales office listings and corporate contacts.

ITAR Technical Support

For technical support on RH and RT FPGAs that are regulated by International Traffic in Arms Regulations (ITAR), contact us via soc_tech_itar@microsemi.com. Alternatively, within My Cases, select **Yes** in the ITAR drop-down list. For a complete list of ITAR-regulated Microsemi FPGAs, visit the ITAR web page.







Microsemi Corporate Headquarters
One Enterprise, Aliso Viejo,
CA 92656 USA

Within the USA: +1 (800) 713-4113 Outside the USA: +1 (949) 380-6100 Sales: +1 (949) 380-6136 Fax: +1 (949) 215-4996

E-mail: sales.support@microsemi.com

© 2015 Microsemi Corporation. All rights reserved. Microsemi and the Microsemi logo are trademarks of Microsemi Corporation. All other trademarks and service marks are the property of their respective owners.

Microsemi Corporation (Nasdaq: MSCC) offers a comprehensive portfolio of semiconductor and system solutions for communications, defense & security, aerospace and industrial markets. Products include high-performance and radiation-hardened analog mixed-signal integrated circuits, FPGAs, SoCs and ASICs; power management products; timing and synchronization devices and precise time solutions, setting the world's standard for time; voice processing devices; RF solutions; discrete components; security technologies and scalable anti-tamper products; Ethernet Solutions; Power-over-Ethernet ICs and midspans; as well as custom design capabilities and services. Microsemi is headquartered in Aliso Viejo, Calif., and has approximately 3,600 employees globally. Learn more at www.microsemi.com.

Microsemi makes no warranty, representation, or guarantee regarding the information contained herein or the suitability of its products and services for any particular purpose, nor does Microsemi assume any liability whatsoever arising out of the application or use of any product or circuit. The products sold hereunder and any other products sold by Microsemi have been subject to limited testing and should not be used in conjunction with mission-critical equipment or applications. Any performance specifications are believed to be reliable but are not verified, and Buyer must conduct and complete all performance and other testing of the products, alone and together with, or installed in, any end-products. Buyer shall not rely on any data and performance specifications or parameters provided by Microsemi. It is the Buyer's responsibility to independently determine suitability of any products and to test and verify the same. The information provided by Microsemi hereunder is provided "as is, where is" and with all faults, and the entire risk associated with such information is entirely with the Buyer. Microsemi does not grant, explicitly or implicitly, to any party any patent rights, licenses, or any other IP rights, whether with regard to such information itself or anything described by such information. Information provided in this document is proprietary to Microsemi, and Microsemi reserves the right to make any changes to the information in this document or to any products and services at any time without notice.