IGLOO2/SmartFusion2

Clock Conditioning Circuit with PLL Configuration





Table of Contents

	Introduction
1	Configuration Options
	Basic Configuration
	Advanced Configuration
	Basic Tab
	Advanced Tab
2	PLL Options
	Lock Control
	Clock Frequency Requirements
	Output Clock Frequency Below 78 KHz 19
3	Port Description
A	Product Support
	Customer Service
	Customer Technical Support Center
	Technical Support
	Website
	Contacting the Customer Technical Support Center
	ITAR Technical Support



Introduction

The Fabric Clock Conditioning Circuit (CCC) Configurator enables you to configure the CCC/PLL blocks available on IGLOO2/SmartFusion2 devices (Figure 1).

The Fabric CCC can condition up to eleven input clocks to generate up to four clocks. Each of the four output clocks can directly drive the global network and/or the local routing network.

Each of the four output clocks can be driven by:


- One of eight PLL output phases
- One of four General Purpose Divider (GPD) outputs
- One of eleven input clocks

The reference clock of the PLL can be driven by one of eleven input clocks.

Each of the four GPDs can be driven by either one of eleven input clocks or one of eight PLL output phases. Refer to the Microsemi SmartFusion2 Clocking Resources User Guide for details on the CCC architecture. The configuration of the CCC can be broken down into the following three major blocks:

- Output Clocks GLx/Yx configuration
 - Clock source selection
 - Clocks frequency and phase configurations
 - Secondary clock selection if dynamic glitchless multiplexing is used
- PLL configuration
 - PLL clock generation configuration including external feedback support
 - Spread Spectrum Modulation configuration
- General Purpose Divider (GPD) configuration





The Fabric Clock Conditioning Circuitry (CCC) is configured using flash cells based on the selections made in this configurator.

Figure 1 • Clock Paths Overview



1 – Configuration Options

Basic Configuration

Microsemi recommends the following flow to configure the clock generated by the CCC for basic use cases:

- 1. Select the number of desired output clocks (up to four)
- 2. For each selected output clock, set the required output frequency
- 3. Configure the CCC/PLL reference clock source and frequency

In basic configuration, the PLL is always used to generate the output frequency. The feedback of the PLL is internal to the CCC.

Actual output frequencies achieved by the CCC configurator are shown in the Actual column of the basic tab, as in Figure 1-1.




Figure 1-1 • Basic CCC Configuration Tab



Advanced Configuration

For advanced use-cases, Microsemi recommends using the following flow to configure the clock generated by the CCC (flow proceeds from right to left in the GUI):

- 1. Select the number of desired output clocks (up to four).
- 2. For each selected output clock, set the required output frequency.
- 3. For each selected output clock, select the desired reference (input) clock from which the output will be derived. It can be either:
 - One of CCC input clocks (PLL bypass mode).
 - One of 8 PLL output phases.
- 4. If required for each output, configure the glitchless MUX secondary output frequency and reference (input) clock from which it will be derived. It can be either:
 - One of CCC input clocks
 - One of the 8 PLL output phases
- 5. If required:
 - Select the PLL reference clock source and frequency
 - Select the PLL feedback source
- Enter the frequency of each selected source clock(s) (either as the PLL reference or direct source for the output). The configurator uses those frequencies to compute the division factor of the PLL reference and feedback dividers as well as the GPD dividers.
- 7. Configure advanced options, such as Output synchronization configuration and Spread Spectrum.

The configurator automatically tries to compute a configuration that meets the frequency requirements and all the internal CCC/PLL constraints. If the configurator is unable to find an exact solution for all requirements, it finds a configuration that globally minimizes the error between the required and actual frequency.



Actual data (divider settings, PLL output frequency, and actual outputs frequencies) are shown in the advanced dialog in blue (Figure 1-2).




Figure 1-2 • Advanced CCC Configuration Tab



Current Configuration Reference Clock Frequency Dedicated Input Pad 0 Feedback Source CCC Internal Extend Feedback CL Source CCC Internal Extend Feedback CL Source CCC Internal CCC Intern				
Source Peedback Source CCC Internal External Feedback Source Programmalde Delay Total Control Lock Control Control Lock Control Control Control Lock Control Lock Control Control Lock Control Lock Control Control Lock Control Loc	Current Configuration			
Predback Source CCC Internal External Feedback GL Source Immediate Delay Programmable Delay Impediate Source Programmable Delay Impediate Source Lock Control Impediate Source Outputs operate Sher power-up. Respondronized with the PLL reference dock after the PLL locked. Outputs operate Sher power-up. No automatic resynchronization. Preparency Impediate Source VCO: Impediate Source is forced to PLL Internal when Spread Spectrum Modulation is enabled MinVCO: Impediate Source is forced to PLL Internal when Spread Spectrum Modulation is enabled	Reference Clock Frequency	100 MHz		
External Feedback GL Source Prugrammable Delay lock Control Lock Control Lock delay: Number of Reference dock cycles to wait before asserting the LOCK signal. While waiting, the PLL is in a locked state Output Resynchronization After Lock I teld output in reset (output low) after power-up. Released and resynchronized with the PLL reference dock after life PLL lockel. Outputs operate after power-up. No automatic resynchronization. Enable PLL Spread Spectrum Modulation Frequency: 40,000 pm Frequency: 40,000 pm	Source	Dedicated Input Pad)	
Programmelde Delay Upps Lock Control Lock window: Place error window for LOCK asset itor as a fraction of the puol divided reference clock peried Lock delay: Number of Reference clock cycles to wait before asserting the LOCK signal. Wile waiting: Yhe PLL is in a locked state Output Resynchronization After Lock I teld output in reset (output low) after power-up. Released and resynchronized with the PLL reference clock after the PLL locked. I outputs operate after power-up. Resynchronized with the PLL reference clock after the PLL locked. Outputs operate after power-up. No automatic resynchronization. Enable PLL Spread Spectrum Modulation Frequency: 40_0.000 Wrinnig: PLL Freedback Source is forced to PLL Internal when Spread Spectrum Modulation is enabled Modulations is enabled Modulation interface (APB slave) Expose PLL_BYPASS_N signal. When asserted, the PLL core is off and the PLL Outputs will track the reference clock Expose PLL_ARST_N and PLL_POWERDOWN_N signals	Feedback Source	CCC Internal		
Lack Control Lack window: Place error window for LOOK essertion as a first livin of the push divided reference dock period I approximation after Look Output Resyndronization After Look I leid output in reset (output low) after power-up. Released and resyndronized with the PLL reference dock after the PLL looked. Outputs operate after power-up. Resyndronized with the PLL reference dock after the PLL looked. Outputs operate after power-up. Ne automatic resyndronization. Coutputs operate after power-up. No automatic resyndronization. Enable PLL Spread Spectrum Modulation Frequency VCO: 100.000 MHz Frequency: 40 0.000 WinYCO: 99.500 MHz Frequency: 40 0.000 Wining: PLL Freedback Source is forced to PLL Internal when Spread Spectrum Modulation is enabled Minecellaneous Expose PLL_BYPASS_N signal. When asserted, the PLL core is off and the PLL Outputs will track the reference dock Expose PLL_BYPASS_N signal. When asserted, the PLL core is off and the PLL Outputs will track the reference dock Expose PLL_BYPASS_N signal. When asserted, the PLL core is off and the PLL Outputs will track the reference dock	External Feedback GL Source	GI 0		
Luck window: Plase error window for LOCK asset ion as a faction of the post divided reference dock period (b) does a provide the post divided (b) (b) (c) (c) (c) (c) (c) (c) (c) (c) (c) (c	Programmable Delay	0 ps		
reference dock period We wating, the PLL is in a locked state Output Resynchronization After Lock I Lidd output in reset (output low) after power-up. Released and resynchronized with the PLL reference dock after the PLL locked. Outputs operate after power-up. No automatic resynchronization. Dutust operate after power-up. No automatic resynchronization. Enable PLL Spread Spectrum Modulation Frequency VCO: 99,500 MHz Frequency: 40 Coltz	Lock Control			
While waiting, the PLL is in a locked state Output Resynchronization After Lock I led output in reset (output low) after power-up. Released and resynchronized with the PLL reference dock after the PLL locked. Outputs operate after power-up. No automatic resynchronization. I chable PLL Spread Spectrum Modulation Frequency VCO: 100.000 MHz Frequency: 40 0.000 WHz Expose dynamic configuration interface (APB slave) Expose PLL_BYPASS_N signal. When asserted, the PLL core is off and the PLL Outputs will track the reference dock Expose PLL_ARST_N and PLL_POWERDOWNNN signals	Lock window: Phase error window for LOCK assertion reference clock period	n as a fraction of the post divided	8000 ppm 🔹	
 Iteld output in reset (output low) after power-up. Released and resynchronized with the PLL reference dock after the PLL locked. Outputs operate after power-up. Resynchronized with the PLL reference dock after the PLL locked. Outputs operate after power-up. No automatic resynchronization. Enable PLL Spread Spectrum Modulation Frequency MinVCO: MinVCO:<td>Lock delay: Number of Reference clock cycles to wai While waiting, the PLL is in a locked state</td><td>t before asserting the LOCK signal.</td><td>1024 cycles 👻</td><td></td>	Lock delay: Number of Reference clock cycles to wai While waiting, the PLL is in a locked state	t before asserting the LOCK signal.	1024 cycles 👻	
 I leid output in reset (output low) after power-up. Released and resynchronized with the PLL reference dock after the PLL locked. Outputs operate after power-up. Resynchronized with the PLL reference dock after the PLL locked. Outputs operate after power-up. No automatic resynchronization. Enable PLL Spread Spectrum Modulation Frequency WCO: MinVCO: <p< td=""><td>Output Resynchronization After Lock</td><td></td><td></td><td></td></p<>	Output Resynchronization After Lock			
after the PLL locked. © Outputs operate after power-up. Resynchronized with the PLL reference dock after the PLL locked. © Outputs operate after power-up. No automatic resynchronization. Enable PLL Spread Spectrum Modulation Frequency VCO: 0.000 MHz Frequency: 40 95.500 MHz Frequency: 40 0.000 Frequency: 40 0.000 Time Warning: PLL Feedback Source is forced to PLL Internal when Spread Spectrum Modulation is enabled Miscellaneous Expose PLL_BYPASS_N signal. When asserted, the PLL core is off and the PLL Outputs will track the reference dock Expose PLL_ARST_N and PLL_POWERDOWN_N signals		. Released and resynchronized with the	PLL reference dock	
 Outputs operate after power-up. No automatic resyndhronization. Enable PLL Spread Spectrum Modulation Frequency VCO: 0.000 MHz 0.000 MHz 0.500 MHz Frequency: 40 Outputs operate after power-up. No automatic resyndhronization. MinVCO: MinVCO:				
Enable PLL Spread Spectrum Modulation Frequency VCO: 100.000 MHz 99,500 MHz 99,500 MHz Frequency: 40 KHz 0.000 KHz </th <th>Outputs operate after power-up. Resynchronize</th> <th>ed with the PLL reference clock after the</th> <th>PLL locked.</th> <th></th>	Outputs operate after power-up. Resynchronize	ed with the PLL reference clock after the	PLL locked.	
VCO: 100.000 MHz 100.000 MHz 10.5% 99.500 MHz 10.5% 10.6% 10.000	Outputs operate after power-up. No automatic r	esynchronization.		
VCO: 100.000 MHz 100.000 MHz 100.5% 100.0000 100.000 100.000	Enable PLL Spread Spectrum Modulation			
Frequency: 40 0.000 Warning: PLL Feedback Source is forced to PLL Internal when Spread Spectrum Modulation is enabled Miscellaneous Expose dynamic configuration interface (APB slave) Expose PLL_BYPASS_N signal. When asserted, the PLL core is off and the PLL Outputs will track the reference dock Expose PLL_ARST_N and PLL_POWERDOWN_N signals	100.000 MHz			
Expose dynamic configuration interface (APB slave) Expose PLL_BYPASS_N signal. When asserted, the PLL core is off and the PLL Outputs will track the reference dock Expose PLL_ARST_N and PLL_POWERDOWN_N signals		-		
Expose PLL_BYPASS_N signal. When asserted, the PLL core is off and the PLL Outputs will track the reference dock Expose PLL_ARST_N and PLL_POWERDOWN_N aignals		to the second second second second	s enabled	
Expose PLL_BYPASS_N signal. When asserted, the PLL core is off and the PLL Outputs will track the reference dock Expose PLL_ARST_N and PLL_POWERDOWN_N aignals	Warning: PLL Feedback Source is forced to PLL Inte	to the second second second second	s enabled	
Expose PLL_ARST_N and PLL_POWERDOWN_N aignals	Warning: PLL Feedback Source is forced to PLL Inte	rnal when Spread Spectrum Modulation	s enabled	
	Warning: PLL Feedback Source is forced to PLL Inte Miscellaneous	rnal when Spread Spectrum Modulation		
Fynose GPD(Y) ARST. N signals for all used GPDs	Warning: PLL Feedback Source is forced to PLL Inte Miscellaneous	rnal when Spread Spectrum Modulation		
	Warning: PLL Feedback Source is forced to PLL Inte Miscellaneous Expose dynamic configuration interface (APB sla Expose PLL_BYPASS_N signal. When asserted, the	rnal when Spread Spectrum Modulation ve) he PLL core is off and the PLL Outputs w		

Figure 1-3 • Advanced PLL Options



Basic Tab

Output Clocks Selection

You must select at least one of the output clocks (Figure 1-4). The GL0, GL1, GL2 and GL3 output clocks drive a global network in the FPGA fabric.




Figure 1-4 • Output Clocks Selection

Output Clock Frequency

You must specify the required output clock frequency (Figure 1-5). Those frequencies are used by the CCC configurator to compute the configuration of the CCC dividers and PLL to meet the requirements. Actual column displays the actual value the configurator was able to achieve.



Figure 1-5 • Output Clock Frequency

PLL Reference Clock Source and Frequency

The following sources are available from the reference clock pull-down menu.

Dedicated Input Pad - The clock source is one of the four regular FPGA I/Os that have a dedicated path to the CCC.

Fabric Input - The clock source is one of the four signals coming from the FPGA Fabric:



- FPGA Fabric Input 0
- FPGA Fabric Input 1
- FPGA Fabric Input 2
- FPGA Fabric Input 3

Oscillators - The source is from one of the three oscillators:

- Crystal Oscillator The source is an external Crystal or an external RC circuit connected to the main crystal oscillator external pins. Refer to the Microsemi SmartFusion2 Clocking Resources User Guide for details about how the external crystal must be connected on the board to the IGLOO2/SmartFusion2 device.
- 1MHz RC Oscillator The source is the on-chip 1 MHz oscillator.
- 25/50MHz RC Oscillator: The source is the on-chip 50 MHz oscillator.

Advanced Tab

The advanced configuration tab inherits settings from the basic tab. Modifying a parameter in the Advanced tab that cannot be reflected in the Basic tab results in a warning in the Basic tab.

Output Clocks

You must select at least one of the output clocks. The GL0, GL1, GL2 and GL3 clocks drive a global network in the FPGA fabric; Y0, Y1, Y2 and Y3 drive local routing resources in the FPGA fabric.

Primary Clock Source Selection




Figure 1-6 • Primary Clock Source Selection

The source of the GLx/Yx clocks (Figure 1-6) can be:

PLL - The PLL block offers eight phases (0 deg to 315 deg in 45 deg steps). The actual phases and resulting delays are highlighted in blue on the configurator UI. The actual phase is not the same as the selected phase if the output divider is not 1 (actual_phase = selected_phase / output_divider).

Dedicated Input Pad - The clock source is one of the four regular FPGA I/O's that has a dedicated path to the CCC.

FPGA Fabric Input - The clock source is one of the four fabric input signals coming from the FPGA Fabric.

Oscillators - The source is from one of the three oscillators:

- Crystal Oscillator The source is an external Crystal or an external RC circuit connected to the main crystal oscillator external pins. Refer to the Microsemi SmartFusion2 Clocking Resources User Guide for details about how the external crystal must be connected on the board to the IGLOO2/SmartFusion2 device.
- 1MHz RC Oscillator The source is the on-chip 1 MHz oscillator.
- 25/50MHz RC Oscillator The source is the on-chip 50 MHz oscillator.



Secondary Clock Source Selection (Glitchless Multiplexer NGMUX0/1/2/ 3_SEL)




Figure 1-7 • Secondary Clock Source Selection

Each output can be configured to use a secondary output clock source (Figure 1-7). Selecting a secondary output exposes the input signal NGMUXx_SEL (with x = 0, 1, 2, 3). This signal can be used to dynamically transition between the primary and secondary output. The transition between the primary and secondary clock is guaranteed to be glitchless

The source of the GLx/Yx secondary clocks can be:

Unused (default)

PLL - The PLL block offers 8 phases (0 deg to 315 deg by 45 deg steps). The actual phases and resulting delays are highlighted in blue on the configurator UI. The actual phase is not the same as the selected phase if the output divider is not 1 (actual_phase = selected_phase / output_divider).

Dedicated Input Pad - The clock source is one of the four regular FPGA I/Os that has a dedicated path to the CCC

FPGA Fabric Input - The clock source is one of four fabric input signals coming from the FPGA Fabric. **Oscillators** - The source is from one of the three oscillators:

- Crystal Oscillator The source is an external Crystal or an external RC circuit connected to the main crystal oscillator external pins. Refer to the Microsemi SmartFusion2 Clocking Resources User Guide for details about how the external crystal must be connected on the board to the IGLOO2/SmartFusion2 device.
- 1MHz RC Oscillator The source is the on-chip 1 MHz oscillator.
- 25/50MHz RC Oscillator The source is the on-chip 50 MHz oscillator.

Output Clock Frequency

You must specify the required primary output clock frequency as well as the required secondary output clock frequency if used. Those frequencies are used by the CCC configurator to compute the configuration of the CCC dividers and PLL to meet the requirements. The dividers and their names are highlighted in blue in the UI (Figure 1-8).




Figure 1-8 • Output Frequency



Gated Clock Configuration

For GLx only, you may choose to have an enable (GLx_EN) signal that can turn off the entire global clock network (Figure 1-9). Refer to the Microsemi SmartFusion2 Clocking Resources User Guide for details about the global and clock architecture of the IGLOO2/SmartFusion2 device.




Figure 1-9 • Gated Clock Configuration

Inversion Configuration

Each output can be inverted if required (Figure 1-10). The inversion affects both the primary and secondary clock. Click the + sign of NGMUX0_SEL to get the inverted output.




Figure 1-10 • Inverted Configuration

Total Output Delay

The CCC Configurator automatically computes the total input to output delay of Y0/1/2/3 and GL0/1/2/3 and display the delay number (ns) in blue (Figure 1-11).




Figure 1-11 • Total Delay

PLL Configuration

PLL Reference Clock Source

The following sources are available from the reference clock pull-down menu (Figure 1-12):

Dedicated Input Pad - The clock source is one of the four regular FPGA I/Os that has a dedicated path to the CCC.



FPGA Fabric Input - The clock source can be one of the four input signals coming from the FPGA Fabric.

Oscillators - The source is from one of the three oscillators:

Crystal Oscillator - The source is an external Crystal or an external RC circuit connected to the main crystal oscillator external pins. Refer to the Microsemi SmartFusion2 Clocking Resources User Guide for details about how the external crystal must be connected on the board to the IGLOO2/SmartFusion2 device.

1MHz RC Oscillator - The source is the on-chip 1 MHz oscillator.

25/50MHz RC Oscillator - The source is the on-chip 50 MHz oscillator.




Figure 1-12 • PLL Reference Clock Source

PLL Feedback Source

If you use the PLL you can choose to use an internal or an external feedback loop depending on your system level requirements (Figure 1-13):

CCC Internal - Default value

PLL Internal - This is a shorter feedback path integrated into the PLL. You must use the PLL internal feedback when using Spread Spectrum Modulation or if the reference clock frequency is 32 KHz. Note: Programmable delay and output synchronization are not available in this mode.

Dedicated Input Pad - The clock source is one of the four regular FPGA I/Os that has a dedicated path to the CCC

FPGA Fabric Input - The clock source can one of the four input pad signals coming from the FPGA Fabric.




Figure 1-13 • PLL Feedback Source



PLL External Feedback Source

If you use the PLL with an external feedback source, all engine computations are based on the assumptions that the external feedback is driven from the selected GLx/Yx fabric CCC output whether through the fabric or externally to the chip (Figure 1-14).




Figure 1-14 • PLL External Feedback Source

Programmable Delay Line

The programmable delay line enables you to delay (or advance) the PLL output clock with respect to the PLL reference clock by applying a delay to the reference clock path (or feedback path), as in Figure 1-15.




Figure 1-15 • Programmable Delay Line

The programmable delay has 64 positive steps when applied to the PLL reference clock path and 64 negative steps when applied to the PLL feedback clock. The programmable delay steps are approximately 100ps in typical conditions. Refer to the Microsemi IGLOO2/SmartFusion2 Datasheet or the timing analysis for the actual value of each step. The programmable delay steps are not Process, Voltage, Temperature (PVT) compensated.

The programmable delay line is not available when using the PLL internal feedback mode.



CCC Input Configuration

You must enter the clock frequency each CCC input used in the configuration as the PLL reference clock, PLL feedback clock or Output direct connection (Figure 1-1). Those frequencies are used to compute the PLL configuration and divider configuration that meet the output frequencies requirements.




Figure 1-1 • CCC Input Configuration

Dedicated Input Pad - Some of the dedicated inputs to the CCC can be configured to use a differential I/ O technology. The location, I/O technology and attributes available for each CCC dedicated input pad is described in the Microsemi IGLOO2/SmartFusion2 Datasheet.





2 – PLL Options

The PLL Options enable you to configure advanced PLL/CCC options, such as Spread-Spectrum, output resynchronization, and reset signals.

The PLL Options summarizes your PLL configuration (Figure 2-1).

Current configuration		
Reference clock frequency	50.000 MHz	
Source	25/50 MHz Oscillator	
Feedback Source	CCC Internal	
External Feedback GL source	GL0	
Programmable Delay	0 ps	_

Figure 2-1 • PLL Configuration Summary

Lock Control

Lock Window - Enables you to configure the maximum phase error allowed for the PLL to indicate it has locked. The lock window is expressed as part per million of the post divided reference clock period.

Lock Delay - Enables you to set the number of Reference REFCLK clock cycles to wait before asserting the LOCK signal. While waiting, the PLL is in a locked state.

Spread Spectrum Modulation

When enabled, the output frequency of the PLL is down-spread over time. Depending on your design requirements you can control the period of the modulation as well as the depth (Figure 2-2).




Figure 2-2 • Spread Spectrum Modulation

Depth - Specify the depth of the modulation as a percentage of the PLL output frequency.



• Frequency - Specify the modulation frequency of the PLL output. The modulation frequency must be at least 100 times less than the PLL reference clock frequency. The modulation frequency must be between 20 and 50 KHz

You must use PLL internal feedback to enable spread spectrum modulation.

Spread spectrum modulation is not available if the PLL reference clock frequency is 32 KHz.

Refer to the Microsemi SmartFusion2 Clocking Resources User Guide for details on the Spread Spectrum Modulation feature.

Output Resynchronization After Lock Configuration

SmartFusion 2 CCC contains four General Purpose Dividers (GPD). These dividers' source and division settings are automatically configured based on the frequency requirement you specified in the CCC configurator. GPDs can be used as the source of any outputs. For example, GPD0 can be used on a path to the GL1 output. Microsemi recommends that you re-synchronize GPDs driven by the PLL output clock after the PLL locks to ensure that the first edge of each GPD is aligned with the PLL reference clock and with each other.

There are three different resynchronization options for GPDs/outputs:

Held in reset (output low) after power up. Released and resynchronized with the PLL reference clock after the PLL locked

- If enabled, GPD(s) (driven by the PLL) are held in reset low after power-up. Hence the output(s) (GLx/Yx) connected to those GPD(s) are held low (or high if inverted) after power-up.
- After the PLL lock, the GPD(s) reset are released synchronously with the PLL reference clock.
- The CCC configurator automatically inserts a GPD on each GL/Y output driven by the PLL even if the division factor is 1. This ensures the GL/Y driven by the PLL is held in reset at power-up.
- Does not apply to the output(s)/GPD(s) on the PLL external feedback path (if any).
- Does not apply for the output(s)/GPD(s) not driven by one of the PLL 8 phases output.
- Mode is not available when the PLL feedback source is PLL Internal.

Operate after power up. Released an resynchronized with the PLL reference clock after the PLL locked

- If enabled, GPD(s) (driven by the PLL) output are operational after power-up. Hence the output(s) (GLx/Yx) connected to those GPD(s) are operational after power-up.
- After the PLL lock, the GPD(s) is synchronously reset with the PLL reference clock.
- Does not apply to the output(s)/GPD(s) on the PLL external feedback path (if any).
- Does not apply for the output(s)/GPD(s) not driven by one of the PLL 8 phases output.
- Mode is not available when the PLL feedback source is PLL Internal.

Operate after power-up. No automatic resynchronization

- If enabled, the corresponding GPD(s) output is operating after power-up. Hence the outputs (GLx/ Yx) connected to this GPD are operating after power-up.
- There is no resynchronization after the PLL lock.
- All GPD(s) directly connected to one of the eleven input clocks (bypassing the PLL) are configured in this mode.

Refer to the Microsemi SmartFusion2 Clocking Resources User Guide for details on the GPD synchronization timing diagram.

Miscellaneous Options

Expose dynamic configuration interface (APB Slave) - When selected, an APB slave interface is exposed to the FPGA fabric. This interface can be used to read or modified the CCC configuration register from the FPGA fabric. Refer to the Microsemi SmartFusion2 Clocking Resources User Guide for the list of CCC configuration registers.



Expose PLL_BYPASS_N signal - When selected, the input signal PLL_BYPASS_N is exposed to the FPGA Fabric. When this signal is asserted, the PLL core is turned off and the PLL outputs track the reference clock. This signal is active low.

Expose PLL_ARST_N and PLL_POWERDOWN_N signals - When selected, the signals PLL_ARST_N and PLL_POWERDOWN_N are exposed to the FPGA Fabric. When PLL_ARST_N is asserted, the PLL core is turned off and the PLL outputs are low. When PLL_POWERDOWN_N is asserted, PLL is off and is in the lowest power consumption mode. The PLL outputs are low. Both signals are active low.

Expose GPD[x]_ARST_N signal for all used GPDs- When selected, the input signals $GPD[x]_ARST_N$ (with x = 0, 1, 2, 3 depending on which GPD is used in the configuration, see the advanced tab to find out which GPD is used) are exposed to the FPGA Fabric. When asserted, the corresponding GPD output is held low.

Clock Frequency Requirements

You must specify the clock source frequency. Note the following frequency requirements:

- The On-chip 1MHZ Oscillator clock frequency is fixed to 1 MHz and cannot be changed.
- The On-chip 25/50MHZ Oscillator clock frequency is fixed to 50 MHz when the core voltage is 1.2V and 25 MHz when the core voltage is 1.0V and cannot be changed.
- Crystal Oscillator frequency must be between 0.032 MHz and 20 MHz.
- PLL reference clock frequency must be between 1 MHz and 200 MHz or 32KHz*
- Output clock frequencies must be less than 400 MHz.
- Input used in bypass mode frequency must be less than 400 MHz

32 KHz reference clock frequency is not available on all CCC/PLL. Refer to the Microsemi IGLOO2/ SmartFusion2 Datasheet for details.

Output Clock Frequency Below 78 KHz

The lowest output frequency from the CCC when using the PLL is 78 KHz. This is a silicon limitation. To get an output frequency lower than 78 KHz, you must use the Advanced tab of the CCC Configurator to bypass the PLL.

1. On the Basic tab, enter the desired frequency



2. Ignore the Actual Frequency Number displayed in red (Figure 2-3).

00 MHz 1MHz Oscillator 🔻	CCC	GL0	Exact Value	Freque	ency	Actu	ıal
1MHz Oscillator 🔻				0.032	MHz	0.078	MH:
		🔲 GL 1		100	MHz		мн
		🔲 GL2		100	MHz		МН
		🔲 GL3	-	100	MHz		MH
		LOCK					

Figure 2-3 • Actual Frequency Number

- 3. In the Advanced tab, de-deselect PLL (to bypass the PLL) and select any one of the following as the clock source (Figure 2-4):
 - Dedicated Input
 - Fabric Input
 - Oscillators

Your desired frequency is displayed in black as a valid CCC output.




Figure 2-4 • Bypassing PLL as the Reference Clock Source



3 – Port Description

Table 3-1 • Port Description

Port Name	Direction	PAD?	Description
CLK0_PAD	In	Yes	Input clock when using Dedicated Input Pad 0 configured as single ended I/O
CLK1_PAD	In	Yes	Input clock when using Dedicated Input Pad 1 configured as single ended I/O
CLK2_PAD	In	Yes	Input clock when using Dedicated Input Pad 2 configured as single ended I/O
CLK3_PAD	In	Yes	Input clock when using Dedicated Input Pad 3 configured as single ended I/O
CLK0_PADP	In	Yes	Input clock when using Dedicated Input Pad 0 configured as differential I/O. P side
CLK1_PADP	In	Yes	Input clock when using Dedicated Input Pad 1 configured as differential I/O. P side
CLK2_PADP	In	Yes	Input clock when using Dedicated Input Pad 2 configured as differential I/O. P side
CLK3_PADP	In	Yes	Input clock when using Dedicated Input Pad 3 configured as differential I/O. P side
CLK0_PADN	In	Yes	Input clock when using Dedicated Input Pad 0 configured as differential I/O. N side
CLK1_PADN	In	Yes	Input clock when using Dedicated Input Pad 1 configured as differential I/O. N side
CLK2_PADN	In	Yes	Input clock when using Dedicated Input Pad 2 configured as differential I/O. N side
CLK3_PADN	In	Yes	Input clock when using Dedicated Input Pad 3 configured as differential I/O. N side
CLK0	In	No	Input clock from FPGA core when using FPGA Fabric Input 0
CLK1	In	No	Input clock from FPGA core when using FPGA Fabric Input 1
CLK2	In	No	Input clock from FPGA core when using FPGA Fabric Input 2
CLK3	In	No	Input clock from FPGA core when using FPGA Fabric Input 3
RCOSC_25_50MHZ	In	No	Input clock when using 25/50 MHz Oscillator
RCOSC_1MHZ	In	No	Input clock when using 1 MHz Oscillator
XTLOSC	In	No	Input clock when using Crystal Oscillator
GL0	Out	No	Generated clock driving FPGA fabric global network 0



Table 3-1 • Port Description (continued)

Port Name	Direction	PAD?	Description
GL1	Out	No	Generated clock driving FPGA fabric global network 1
GL2	Out	No	Generated clock driving FPGA fabric global network 2
GL3	Out	No	Generated clock driving FPGA fabric global network 3
GL0_ENABLE	In	No	Enable signal for the clock driving FPGA fabric global network 0
GL1_ENABLE	In	No	Enable signal for the clock driving FPGA fabric global network 1
GL2_ENABLE	In	No	Enable signal for the clock driving FPGA fabric global network 2
GL3_ENABLE	In	No	Enable signal for the clock driving FPGA fabric global network 3
YO	Out	No	Generated clock driving FPGA fabric local routing resource
Y1	Out	No	Generated clock driving FPGA fabric local routing resource
Y2	Out	No	Generated clock driving FPGA fabric local routing resource
Y3	Out	No	Generated clock driving FPGA fabric local routing resource
LOCK	Out	No	PLL Lock indicator signal. This signal is asserted (lock) high.
PLL_BYPASS_N	In	No	Shutdown the PLL core when 0. In that case, the PLL outputs are tracking the reference clock.
PLL_ARST_N	In	No	Hold the PLL and the PLL reference and feedback divider in reset. PLL outputs are low.
PLL_POWERDOWN_N	In	No	Shutdown the PLL for the lowest quiescent current. PLL outputs are low.
NGMUX0_SEL	In	No	Output 0 (GL0/Y0) NGMUX selection signal. Glitchlessly switches from the primary to the secondary clock. 0: Primary clock 1: Secondary clock
NGMUX1_SEL	In	No	Output 1 (GL1/Y1) NGMUX selection signal. Glitchlessly switches from the primary to the secondary clock. 0: Primary clock 1: Secondary clock
NGMUX2_SEL	In	No	Output 2 (GL2/Y2) NGMUX selection signal. Glitchlessly switches from the primary to the secondary clock. 0: Primary clock 1: Secondary clock
NGMUX3_SEL	In	No	Output 3 (GL3/Y3) NGMUX selection signal. Glitchlessly switches from the primary to the secondary clock. 0: Primary clock 1: Secondary clock
NGMUX0_HOLD_N	In	No	Output 0 (GL0/Y0) NGMUX hold signal. Synchronously set the NGMUX output low when 0.



Table 3-1 • Port Description (continued)

Port Name	Direction	PAD?	Description
NGMUX1_HOLD_N	In	No	Output 1 (GL1/Y1) NGMUX hold signal. Synchronously set the NGMUX output low when 0.
NGMUX2_HOLD_N	In	No	Output 2 (GL2/Y2) NGMUX hold signal. Synchronously set the NGMUX output low when 0.
NGMUX3_HOLD_N	In	No	Output 3 (GL3/Y3) NGMUX hold signal. Synchronously set the NGMUX output low when 0.
NGMUX0_ARST_N	In	No	Output 0 (GL0/Y0) NGMUX reset signal. Asynchronous reset signal. Can be used to clear NGMUX error state
NGMUX0_ARST_N	In	No	Output 1 (GL1/Y1) NGMUX reset signal. Asynchronous reset signal. Can be used to clear NGMUX error state
NGMUX0_ARST_N	In	No	Output 2 (GL2/Y2) NGMUX reset signal. Asynchronous reset signal. Can be used to clear NGMUX error state
NGMUX0_ARST_N	In	No	Output 3 (GL3/Y3) NGMUX reset signal. Asynchronous reset signal. Can be used to clear NGMUX error state
GPD0_RESET_N	In	No	GPD 0 reset signal. The GPD is held in reset when this signal is low.
GPD1_RESET_N	In	No	GPD 1 reset signal. The GPD is held in reset when this signal is low.
GPD2_RESET_N	In	No	GPD 2 reset signal. The GPD is held in reset when this signal is low.
GPD3_RESET_N	In	No	GPD 3 reset signal. The GPD is held in reset when this signal is low.



A – Product Support

Microsemi SoC Products Group backs its products with various support services, including Customer Service, Customer Technical Support Center, a website, electronic mail, and worldwide sales offices. This appendix contains information about contacting Microsemi SoC Products Group and using these support services.

Customer Service

Contact Customer Service for non-technical product support, such as product pricing, product upgrades, update information, order status, and authorization.

From North America, call 800.262.1060 From the rest of the world, call 650.318.4460 Fax, from anywhere in the world, 408.643.6913

Customer Technical Support Center

Microsemi SoC Products Group staffs its Customer Technical Support Center with highly skilled engineers who can help answer your hardware, software, and design questions about Microsemi SoC Products. The Customer Technical Support Center spends a great deal of time creating application notes, answers to common design cycle questions, documentation of known issues, and various FAQs. So, before you contact us, please visit our online resources. It is very likely we have already answered your questions.

Technical Support

Visit the Customer Support website (www.microsemi.com/soc/support/search/default.aspx) for more information and support. Many answers available on the searchable web resource include diagrams, illustrations, and links to other resources on the website.

Website

You can browse a variety of technical and non-technical information on the SoC home page, at www.microsemi.com/soc.

Contacting the Customer Technical Support Center

Highly skilled engineers staff the Technical Support Center. The Technical Support Center can be contacted by email or through the Microsemi SoC Products Group website.

Email

You can communicate your technical questions to our email address and receive answers back by email, fax, or phone. Also, if you have design problems, you can email your design files to receive assistance. We constantly monitor the email account throughout the day. When sending your request to us, please be sure to include your full name, company name, and your contact information for efficient processing of your request.

The technical support email address is soc_tech@microsemi.com.

My Cases

Microsemi SoC Products Group customers may submit and track technical cases online by going to My Cases.

Outside the U.S.

Customers needing assistance outside the US time zones can either contact technical support via email (soc_tech@microsemi.com) or contact a local sales office. Sales office listings can be found at www.microsemi.com/soc/company/contact/default.aspx.

ITAR Technical Support

For technical support on RH and RT FPGAs that are regulated by International Traffic in Arms Regulations (ITAR), contact us via soc_tech_itar@microsemi.com. Alternatively, within My Cases, select **Yes** in the ITAR drop-down list. For a complete list of ITAR-regulated Microsemi FPGAs, visit the ITAR web page.



Microsemi Corporate Headquarters One Enterprise, Aliso Viejo CA 92656 USA Within the USA: +1 (949) 380-6100 Sales: +1 (949) 380-6136 Fax: +1 (949) 215-4996 Microsemi Corporation (NASDAQ: MSCC) offers a comprehensive portfolio of semiconductor solutions for: aerospace, defense and security; enterprise and communications; and industrial and alternative energy markets. Products include high-performance, high-reliability analog and RF devices, mixed signal and RF integrated circuits, customizable SoCs, FPGAs, and complete subsystems. Microsemi is headquartered in Aliso Viejo, Calif. Learn more at **www.microsemi.com**.

© 2014 Microsemi Corporation. All rights reserved. Microsemi and the Microsemi logo are trademarks of Microsemi Corporation. All other trademarks and service marks are the property of their respective owners.