



1	A		B		C		D																	
	THIS DRAWING AND SPECIFICATION, HEREIN, ARE THE PROPERTY OF ACTEL CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION.				REVISION NUMBER		DESCRIP TI ON																	
					1. 00		Initial Release																	
ACTEL CORE PCI DEVELOPMENT BOARD																								
2																								
3																								
4	<table><tr><th colspan="2">TABLE OF CONTENTS</th></tr><tr><td>2</td><td>FPGA &amp; CORE REGULATION</td></tr><tr><td>3</td><td>MEMORIES: SDRAM DIMM &amp; SSRAM</td></tr><tr><td>4</td><td>TEST HEADERS, CLOCK GENERATION &amp; RS-232</td></tr><tr><td>5</td><td>PCI INTERFACE</td></tr><tr><td>6</td><td>MIL-STD 1553 INTERFACE</td></tr></table>				TABLE OF CONTENTS		2	FPGA & CORE REGULATION	3	MEMORIES: SDRAM DIMM & SSRAM	4	TEST HEADERS, CLOCK GENERATION & RS-232	5	PCI INTERFACE	6	MIL-STD 1553 INTERFACE	Last edi t: 7-22-2002_10:33		Rev. 1. 00		Sheet: 1 of: 6		DATE: 7/22/02 DRAWN BY: R. SCHOENBERG	
					TABLE OF CONTENTS																			
					2	FPGA & CORE REGULATION																		
3	MEMORIES: SDRAM DIMM & SSRAM																							
4	TEST HEADERS, CLOCK GENERATION & RS-232																							
5	PCI INTERFACE																							
6	MIL-STD 1553 INTERFACE																							
A		B		C		D																		

THIS DRAWING AND SPECIFICATION, HEREIN, ARE THE PROPERTY OF  
ACTEL CORPORATION AND SHALL NOT BE REPRODUCED  
OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR  
MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION.






## MEMORY, I/O AND SPARE




## PCI CONNECTIONS

## POWER AND SILICON EXPLORER



## FPGA CORE VOLTAGE REGULATOR



PROTOCOL DESIGN SERVICES

PROJECT: ACTEL CORE PCI DEVELOPMENT BOARD

PART NO: 9210-01-03

Sheet: 2

DATE: 7/22/02

Rev. 1.00


of: 6

DRAWN BY: R. SCHOENBERG


Last edit: 7-5-2002\_16:23

THIS DRAWING AND SPECIFICATION, HEREIN, ARE THE PROPERTY OF  
ACTEL CORPORATION AND SHALL NOT BE REPRODUCED  
OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR  
MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION.


## SSRAM



## SDRAM DIMM



NOTE: DIMM MUST BE REMOVED FOR  
OPERATION IN 5V PCI SYSTEM




PROJECT: ACTEL CORE PCI DEVELOPMENT BOARD  
PART NO: 9210-01-03

Sheet: 3 of 6  
DATE: 7/22/02  
DRAWN BY: R. SCHOENBERG

Last edit: 9-11-2002\_10:52

THIS DRAWING AND SPECIFICATION, HEREIN, ARE THE PROPERTY OF  
ACTEL CORPORATION AND SHALL NOT BE REPRODUCED  
OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR  
MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION.


## CLOCK PLL AND DRIVER



Function Selects	Output Functions
1F1, 2F1, 3F1, 4F1	1Q0, 1Q1, 2Q0, 2Q1
LOW	LOW
MID	MID
HIGH	HIGH

1F0 -> (R38 & R39) Low: Install R39 - Md: Install neither - High: Install R38  
1F1 -> (R36 & R37) Low: Install R37 - Md: Install neither - High: Install R36  
2F0 -> (R34 & R35) Low: Install R35 - Md: Install neither - High: Install R34  
2F1 -> (R32 & R33) Low: Install R33 - Md: Install neither - High: Install R32  
3F0 -> (R30 & R31) Low: Install R31 - Md: Install neither - High: Install R30  
3F1 -> (R28 & R29) Low: Install R29 - Md: Install neither - High: Install R28  
4F0 -> (R26 & R27) Low: Install R27 - Md: Install neither - High: Install R26  
4F1 -> (R24 & R25) Low: Install R25 - Md: Install neither - High: Install R24


## RS- 232 INTERFACE



5V tolerant inputs

## LEVEL TRANSLATION

## GENERAL PURPOSE LEDs



PROTOCOL DESIGN SERVICES

PROJECT: ACTEL CORE PCI DEVELOPMENT BOARD

PART NO: 9210-01-03

Sheet: 4 of: 6

DATE: 7/22/02





DRAWN BY: R. SCHOENBERG

Last edit: 7-22-2002\_11:03



Rev. 1.00 of: 6

THIS DRAWING AND SPECIFICATION, HEREIN, ARE THE PROPERTY OF  
ACTEL CORPORATION AND SHALL NOT BE REPRODUCED  
OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR  
MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION.

## 64 bit PCI edge connector



## 3.3 VOLT REGULATOR




PROJECT: ACTEL CORE PCI DEVELOPMENT BOARD  
PART NO: 9210-01-03

Rev. 1.00 of: 6  
Sheet: 5  
DATE: 7/22/02  
DRAWN BY: R. SCHOENBERG




Last edit: 7-22-2002\_11:03

THIS DRAWING AND SPECIFICATION, HEREIN, ARE THE PROPERTY OF  
ACTEL CORPORATION AND SHALL NOT BE REPRODUCED  
OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR  
MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION.

Configured for Direct coupling only.



DECOUPLING FOR SPLIT VOLTAGE PLANE.



PROJECT: ACTEL CORE PCI DEVELOPMENT BOARD  
PART NO: 9210-01-03

Sheet: 6 of 6  
DATE: 7/22/02  
DRAWN BY: R. SCHOENBERG

Last edit: 9-11-2002\_10:52