
CoreDDR v3.0

Handbook



Actel Corporation, Mountain View, CA 94043

© 2007 Actel Corporation. All rights reserved.

Printed in the United States of America

Part Number: 50200109-0

Release: June 2007

No part of this document may be copied or reproduced in any form or by any means without prior written consent of Actel.

Actel makes no warranties with respect to this documentation and disclaims any implied warranties of merchantability or fitness for a particular purpose. Information in this document is subject to change without notice. Actel assumes no responsibility for any errors that may appear in this document.

This document contains confidential proprietary information that is not to be disclosed to any unauthorized person without prior written consent of Actel Corporation.

Trademarks

Actel and the Actel logo are registered trademarks of Actel Corporation.

Adobe and Acrobat Reader are registered trademarks of Adobe Systems, Inc.

All other products or brand names mentioned are trademarks or registered trademarks of their respective holders.

Table of Contents

Introduction	5
General Description	5
Core Versions	5
CoreDDR Device Utilization and Performance	5
1 Functional Block Description	7
Address Mapping	9
CoreDDR Operation	9
Standard DDR Configurations	10
Instruction Timing	11
2 Tool Flows	13
Licenses	13
CoreConsole	13
Importing into Libero IDE	14
3 CoreDDR	15
Generics	15
Controller Configuration Ports	16
4 Core Interfaces	19
Local Bus Signals	19
DDR SDRAM Interface Signals	20
5 Timing Diagrams	21
SDRAM Writes	21
SDRAM Reads	23
Auto-Precharge	25
6 Testbench Operation	27
Testbench Description	27
Verilog Testbench	27
VHDL Testbench	30
7 Implementation Hints	31
Data Capture	31
A Product Support	35
Customer Service	35
Actel Customer Technical Support Center	35
Actel Technical Support	35
Website	35
Contacting the Customer Technical Support Center	35

Index 37

Introduction

General Description

CoreDDR provides a high-performance interface to double data rate (DDR) synchronous dynamic random access memory (SDRAM) devices. CoreDDR accepts *read* and *write* commands using the simple local bus interface and translates these requests to the command sequences required by SDRAM devices. CoreDDR also performs all initialization and refresh functions.

CoreDDR uses bank management techniques to monitor the status of each SDRAM bank. Banks are only opened or closed when necessary, minimizing access delays. Up to four banks can be managed at one time. Access cascading is also supported, allowing read or write requests to be chained together. This results in no delay between requests, enabling up to 100% memory throughput for sequential accesses.

Core Versions

This handbook applies to CoreDDR v3.0. The release notes provided with the core list known discrepancies between this handbook and the core release associated with the release notes.

CoreDDR Device Utilization and Performance

Table 1 gives device utilization and performance for Actel CoreDDR.

Table 1 · CoreDDR Device Utilization and Performance

Family	Cells or Tiles			Utilization		Performance
	Sequential	Combinatorial	Total	Device	Total	
ProASIC®3/E	795	953	1,748	A3PE600-2	12%	133 MHz

Note: All data was obtained using a typical system configuration with the local bus tied to internal user logic and the controller configuration inputs hard-coded during synthesis.

Functional Block Description




Figure 1-1 · Typical CoreDDR System¹

CoreDDR is provided with runtime-programmable inputs for all timing parameters (CAS latency, t_{RAS} , t_{RC} , t_{RFC} , t_{RCD} , t_{RP} , t_{MRD} , t_{RRD} , t_{REFC} , t_{WR}) and memory configuration settings. This ensures compatibility with virtually any SDRAM configuration. CoreDDR is also available in netlist format with user-defined timing and memory configuration parameters for designs requiring low logic utilization or for designs requiring high-clock-rate operation.

CoreDDR consists of the following primary blocks, as shown in [Figure 1-2 on page 8](#):

1. Control and Timing Block – Main controller logic
2. Initialization Control – Performs initialization sequence after `reset_n` is deactivated or `sd_init` is pulsed.
3. Address Generation – Puts out address, bank address, and chip select signals on SDRAM interface.
4. Bank Management – Keeps track of last opened row and bank to minimize command overhead.
5. Refresh Control – Performs automatic refresh commands to maintain data integrity.
6. DDR Data Control – Handles multiplexing and demultiplexing of data to and from the DDR SDRAM devices.

For the DDR SDRAM controller, the data passes through the controller, and the controller handles all DDR-related synchronization and timing generation. The DDR SDRAM controller uses a -90° phase-shifted system clock to capture read data in the center of the data window. The core also has separate datain and dataout busses at the user interface. These busses are twice as wide as the data bus going to the DDR SDRAM. This multiplexing is required because the local (user) interface operates at single data rate, whereas the SDRAM data interface operates at double data rate.

¹ The external tristate buffers shown in [Figure 1-1](#) reside in the I/O. The output enables of the tristate buffers are controlled by the CoreDDR.




Figure 1-2 · DDR SDRAM Controller Block Diagram

Address Mapping

The mapping of the raddr bus at the local bus interface to the chip select, row, column, and bank addresses is shown in [Figure 1-3](#). The exact bit positions of the mapping will vary depending on the rowbits and colbits configuration port settings. The chip select and row bits are mapped from the most significant bits of raddr, and the column bits are mapped from the least significant bits. The bank bits are mapped from the bits in between the row and column. By mapping the bank bits from this location, long accesses to contiguous address space are more likely to take place without the need for a precharge.




Figure 1-3 · Mapping of raddr to SDRAM Chip Select, Row, Column, and Bank

CoreDDR Operation

The synchronous interface and fully pipelined internal architecture of SDRAM allow extremely fast data rates if used efficiently. SDRAM is organized in banks of memory addressed by row and column. The number of row and column address bits depends on the size and configuration of the memory.

SDRAM is controlled by bus commands formed using combinations of the ras_n, cas_n, and we_n signals. For instance, on a clock cycle where all three signals are HIGH, the associated command is a *no operation* (NOP). A NOP is also indicated when the chip select is not asserted. The standard SDRAM bus commands are shown in [Table 1-1](#).

Table 1-1 · SDRAM Bus Commands

Command	ras_n	cas_n	we_n
NOP	H	H	H
Active	L	H	H
Read	H	L	H
Write	H	L	L
Burst Terminate	H	H	L
Precharge	L	H	L
Auto-Refresh	L	L	H
Load Mode Register	L	L	L

SDRAM devices are typically divided into four banks. These banks must be opened before a range of addresses can be written to or read from. The row and bank to be opened are registered coincident with the *active* command. When a new row on a bank is accessed for a read or a write, it may be necessary to first close the bank and then reopen the bank to the new row. A bank is closed using the *precharge* command. Opening and closing banks costs memory bandwidth, so CoreDDR has been designed to monitor and manage the status of the four banks simultaneously. This enables the controller to intelligently open and close banks only when necessary.

When a *read* or *write* command is issued, the initial column address is presented to the SDRAM devices. In the case of DDR SDRAM, the initial data is presented one clock cycle after the *write* command. For the *read* command, the initial data appears on the data bus 1–4 clock cycles later. This delay, known as CAS latency, is due to the time required to physically read the internal DRAM and register the data on the bus. The CAS latency depends on the speed grade of the SDRAM and the frequency of the memory clock. In general, the faster the clock, the more cycles of CAS latency required.

After the initial *read* or *write* command, sequential reads and writes will continue until the burst length is reached or a *burst terminate* command is issued. SDRAM devices support a burst length of up to eight data cycles. The SDRAM controller is capable of cascading bursts to maximize SDRAM bandwidth.

SDRAM devices require periodic refresh operations to maintain the integrity of the stored data. CoreDDR automatically issues the *auto-refresh* command periodically. No user intervention is required.

The *load mode register* command is used to configure SDRAM operation. This register stores the CAS latency, burst length, burst type, and write burst mode. The SDRAM controller supports sequential burst type and programmed-length write burst mode. An additional extended mode register is used to control the integrated delay-locked loop (DLL) and the dq output drive strength. The DDR controller writes to the base mode register and extended mode register during the initialization sequence. Consult the SDRAM device specification for additional details on these registers.

Standard DDR Configurations

To reduce pin count, SDRAM row and column addresses are multiplexed on the same pins. [Table 1-2](#) lists the number of rows, columns, banks, and chip selects required for various standard discrete DDR SDRAM devices. CoreDDR will support any of these devices.

SDRAM is typically available as dual in-line memory modules (DIMMs), small outline DIMMs (SO-DIMMs), and discrete chips. The number of row and column bits for a DIMM or SO-DIMM configuration can be found by determining the configuration of the discrete chips used on the module. This information is available in the module datasheet.

Table 1-2 · Standard DDR SDRAM Device Configurations

Chip Size	Configuration	Rows	Columns	Banks
64 MB	16M×4	12	10	4
64 MB	8M×8	12	9	4
64 MB	4M×16	12	8	4
64 MB	2M×32	11	8	4
128 MB	32M×4	12	11	4
128 MB	16M×8	12	10	4
128 MB	8M×16	12	9	4
128 MB	4M×32	12	8	4
256 MB	64M×4	13	11	4
256 MB	32M×8	13	10	4
256 MB	16M×16	13	9	4
512 MB	128M×4	13	12	4
512 MB	64M×8	13	11	4
512 MB	32M×16	13	10	4
1,024 MB	256M×4	14	12	4
1,024 MB	128M×8	14	11	4
1,024 MB	64M×16	14	10	4

Instruction Timing

Initialization

After `reset_n` is deasserted or `sd_init` is pulsed, CoreDDR performs the following sequence:

1. NOP command for 200 μ s (delay controlled by the delay port parameter)
2. *Precharge-all* command
3. *Extended load mode register* command to enable the DDR SDRAM DLL
4. *Load mode register* command with DLL reset bit set
5. *Precharge-all* command
6. Two *auto-refresh* commands
7. *Load mode register* command with DLL reset bit clear and proper mode settings
8. Read/write requests held off for 200 clock cycles to allow for DLL to stabilize

CoreDDR initialization timing is shown in [Figure 1-4](#).




Figure 1-4 · DDR Initialization Sequence

Auto-Refresh

SDRAM devices require periodic *auto-refresh* commands to maintain data integrity. CoreDDR will automatically issue periodic *auto-refresh* commands to the SDRAM device(s) without user intervention.

The refresh period configuration port (ref) specifies the period between refreshes, in clock cycles. Figure 1-5 shows an example of two refresh commands. The first refresh sequence occurs when one or more banks have been left open as a result of a *read without precharge* or *write without precharge* operation. All open banks are closed using the *precharge-all* command (ras_n, we_n asserted with sa[10] and sa[8]) prior to the refresh command. In Figure 1-5, a refresh occurs again after the refresh period has elapsed, as determined using the ref configuration port. The refresh will never interrupt a read or write in the middle of a data burst. However, if the controller determines that the refresh period has elapsed at a point concurrent with or prior to a read or write request, the request may be held off (rw_ack will not get asserted) until after the refresh has been performed.




Figure 1-5 · Refresh Timing

Bank Management

CoreDDR incorporates bank management techniques to minimize command overhead. For each bank, the controller records the last opened row and whether the bank has been closed. When a local bus interface *read* or *write* request occurs, CoreDDR determines if the requested bank has already been opened and whether the request is for the same row as the one the bank is already opened to. If the bank is already opened to the requested row, CoreDDR performs the function immediately. If the bank was previously opened with a different row and was not closed, the controller closes the previously opened bank (using the *precharge* command) and reopens the bank (using the *active* command) to the requested row. If the bank is already closed, the controller opens the bank to the requested row (using the *active* command).

Requests to the controller can be issued as *read with auto-precharge*, *write with auto-precharge*, *read without auto-precharge*, and *write without auto-precharge*. Commands are issued with auto-precharge if the auto_pch signal is set concurrent with the read request (r_req) or write request (w_req) signal. After a *read with auto-precharge* or *write with auto-precharge*, the accessed bank is automatically closed internally by the SDRAM devices. After a *read without auto-precharge* or *write without auto-precharge*, the accessed bank is left open until closing is required. Closing occurs whenever a request is issued to a row other than the one the bank is already open to, or during the next refresh sequence. The refresh sequence will close all the banks (using the *precharge-all* command) if all banks are not already closed.

The default configuration of the controller tracks the status of four banks at a time. This means that accesses to *row a* on *bank a* on *chip select a* are considered to be on a different row from *row a* on *bank a* on *chip select b*. Therefore, a close-and-open sequence is performed when switching between these rows.

Tool Flows

Licenses

CoreDDR is licensed in three ways. Depending on your license, tool flow functionality may be limited.

Evaluation

Pre-compiled simulation libraries are provided, allowing the core to be instantiated in CoreConsole and simulated within Actel Libero® Integrated Design Environment (IDE), as described in the “[CoreConsole](#)” section. Using the Evaluation version of the core, it is possible to create and simulate the complete design in which the core is being included. The design may not be synthesized, as source code is not provided.

Obfuscated

Complete RTL code is provided for the core, enabling the core to be instantiated with CoreConsole. Simulation, Synthesis, and Layout can be performed with Actel Libero IDE. The RTL code for the core is obfuscated, and some of the testbench source files are not provided. They are precompiled into the compiled simulation library instead.

RTL

Complete RTL source code is provided for the core and testbenches.

CoreConsole

CoreDDR is preinstalled in the CoreConsole IP Deployment Platform (IDP). To use the core, select **CoreDDR** and move it from the IP core list into the main window. The CoreConsole project can be exported to Actel Libero IDE at this point, providing access to the core only. Alternatively, IP blocks can be interconnected, allowing the complete system to be exported from CoreConsole to Actel Libero IDE. The core can be configured using the configuration GUI within CoreConsole.




Figure 2-1 · CoreDDR Configuration Within CoreConsole

After configuring the core, Actel recommends that you use the top-level Auto Stitch function to connect all the core interface signals to the top level of the CoreConsole project. Once the core is configured, invoke the Generate function in CoreConsole. This will export all the required files to the project directory in the *LiberoExport* directory. This is in the CoreConsole installation directory by default.

Importing into Libero IDE

After generating and exporting the core from CoreConsole, the core can be imported into Actel Libero IDE. Create a new project in Actel Libero IDE and import the CoreConsole project from the *LiberoExport* directory. Actel Libero IDE will then install the core and the selected testbenches, along with constraints and documentation, into its project.

Note: If two or more DirectCores are required, they can both be included in the same CoreConsole project and imported into Actel Libero IDE at the same time.

Simulation Flows

To run simulations, select the required testbench flow within CoreConsole, and run **Save & Generate** from the **Generate** pane. Select the required testbench through the core configuration GUI in CoreConsole. The following simulation environments are supported:

- Full CoreDDR verification environment (Verilog only)
- Simple testbench (this VHDL testbench is a subset of Verilog testbench.)

When CoreConsole generates the Actel Libero IDE project, it will install the appropriate testbench files. To run the testbenches, **simply set the design root to the CoreDDR instantiation in the Actel Libero IDE file manager** and click the **Simulation** icon in Actel Libero IDE. This will invoke ModelSim® and automatically run the simulation.

Synthesis in Libero IDE

To run Synthesis on the core with parameters set in CoreConsole, set the design root to the top of the project imported from CoreConsole. This is a wrapper around the core that sets all the generics appropriately. Make sure the required timing constraints files are associated with the synthesis tool. Click the **Synthesis** icon in Actel Libero IDE. The synthesis window appears, displaying the Synplicity® project. To run Synthesis, click the **Run** icon.

Place-and-Route in Libero IDE

Having set the design root appropriately and run Synthesis, click the **Layout** icon in Actel Libero IDE to invoke Designer. CoreDDR requires no special place-and-route settings.

CoreDDR

Generics

Customers can define the generics listed in [Table 3-1](#) as required in the source code.

Table 3-1 · CoreDDR Generics

Generic	Default Setting	Description
FPGA family	16	Must be set to match the supported FPGA family. 16: ProASIC3E
PLL input frequency	133 MHz	The input frequency can be set to the following values: 33 MHz, 66 MHz, and 133 MHz.
Program second PLL with this delay	1.735 ns	This delay is needed to capture the data properly. The data capture is explained in detail in “Implementation Hints” on page 31 . The following delay values are supported: 0: Disable 1: 0.735 ns 2: 0.935 ns 3: 1.135 ns 4: 1.335 ns 5: 1.535 ns 6: 1.735 ns 7: 1.935 ns 8: 2.135 ns 9: 2.335 ns 10: 2.535 ns 11: 2.735 ns 12: 2.935 ns 13: 3.135 ns 14: 3.335 ns 15: 3.535 ns
sdram_dsize	64	Local side data width
sdram_rasize	31	Local address bus size
sdram_chips	8	Number of chip selects
sdram_banks	4	Number of SDRAM banks
sdram_colbits	12	Maximum number of SDRAM column bits
sdram_bankbits	2	Maximum number of SDRAM bank bits
sdram_rowbits	14	Maximum number of SDRAM row bits
sdram_chipbits	3	Number of encoded chip select bits
sdram_oe_bits	1	Number of OE (output enable) bits
sdram_bankstatmodules	4	Number of bank status modules used (in multiples of four)
sdram_nibble_dqs	0	For the DDR SDRAM controller, the typical configuration implements one dm and dqs per byte of dq bits. Some memories are arranged with one dm and one dqs per nibble of dq bits. CoreDDR can be configured to support one dm and one dqs per nibble of dq bits.

Controller Configuration Ports

CoreDDR is configured using runtime-programmable configuration ports. These ports may be tied off by the user to fixed values or programmed at runtime. These values should not change after reset_n is deasserted. Table 3-2 lists the configuration ports.

Table 3-2 · CoreDDR Controller Parameters

Parameter	Port Bits	Valid Values	Description
ras	4	1–10	SDRAM active to precharge (t_{RAS}), specified in clock cycles
rcd	3	2–5	SDRAM active to read or write delay (t_{RCD}), specified in clock cycles
rrd	2	2–3	SDRAM active bank a to active bank b (t_{RRD}), specified in clock cycles
rp	3	1–4	SDRAM precharge command period (t_{RP}), specified in clock cycles
rc	4	3–12	SDRAM active to active/auto-refresh command period (t_{RC}), specified in clock cycles
rfc	4	2–14	Auto-refresh to active/auto-refresh command period (t_{RFC}) specified in clock cycles
mrd	3	1–7	SDRAM load mode register command to active or refresh command (t_{MRD}), specified in clock cycles
cl	3	1–4	SDRAM CAS latency, specified in clock cycles
cl_half	1	0–1	DDR SDRAM half clock latency. Specifies half clock of latency in addition to CL.
bl	2	0–3	SDRAM maximum burst length (encoded). This value refers to the number of local side transfers per burst (one local side transfer results in two transfers to the DDR device). Values are decoded as follows: 0 – 1 transfer/burst 1 – 2 transfers/burst 2 – 4 transfers/burst 3 – 8 transfers/burst (valid for SDR SDRAM devices only)
ds	2	0, 1, 3	DDR drive strength setting programmed into Extended Mode Register (EMR) bits 6 and 1. Values mapped to EMR as follows (refer to DDR SDRAM device datasheet for description of drive strength settings): 0 – EMR[6] = 0, EMR[1] = 0 1 – EMR[6] = 0, EMR[1] = 1 3 – EMR[6] = 1, EMR[1] = 1
wr	2	1–3	SDRAM write recovery time (t_{WR})
delay	16	10–65,535	Controller's delay after a reset event before initializing the SDRAM, specified in clock cycles. Per JEDEC standards, DDR devices require this delay to be a minimum of 200 μ s.
ref	16	10–65,535	Period between auto-refresh commands issued by the controller, specified in clock cycles REF = auto-refresh interval/ t_{CK}
colbits	3	3–7	Number of bits in the column address (encoded). Values are decoded as follows: 3 – 8 column bits 4 – 9 column bits 5 – 10 column bits 6 – 11 column bits 7 – 12 column bits

Table 3-2 · CoreDDR Controller Parameters (continued)

Parameter	Port Bits	Valid Values	Description
rowbits	2	0–3	Number of bits in the row address (encoded). Values are decoded as follows: 0 – 11 row bits 1 – 12 row bits 2 – 13 row bits 3 – 14 row bits
regdimm	1	0–1	Set when using registered/buffered DIMM. Causes adjustment in local bus interface timing to synchronize with SDRAM command timing, delayed by register/buffer on DIMM.

Example settings for the timing-related parameters are shown in [Table 3-3](#). These settings are based on the speed grade of the SDRAM device(s) and the desired operating frequency. Consult the datasheet for the SDRAM device(s) you are using for the specific device timing values.

Table 3-3 · Example Controller Parameter Values for CoreDDR

Parameter	133 MHz (7.5 ns period) ¹		167 MHz (6 ns period) ²		200 MHz (5 ns period) ³	
	Specification	Value	Specification	Value	Specification	Value
ras	40.0 ns	6	42.0 ns	7	40.0 ns	8
rcd	20.0 ns	3	18.0 ns	3	15.0 ns	3
rrd	15.0 ns	2	12.0 ns	2	10.0 ns	2
rp	20.0 ns	3	18.0 ns	3	15.0 ns	3
rc	65.0 ns	9	60.0 ns	10	55.0 ns	11
rfc	75.0 ns	10	72.0 ns	12	70.0 ns	14
mrd	15.0 ns	2	12.0 ns	2	10.0 ns	2
cl	–	2	–	2	–	3
cl_half	–	1	–	1	–	0
wr	15.0 ns	2	15.0 ns	3	15.0 ns	2
delay	200 μs	26,667	200 μs	33,334	200 μs	40,000
ref	7.8125 μs	1,041	7.8125 μs	1,302	7.8125 μs	1,562

Notes:

1. Values based on Micron MT46V64M8-75
2. Values based on Micron MT46V64m8-6T
3. Values based on Micron MT46V64M8-5B

Core Interfaces

The port signals for CoreDDR are defined in [Table 4-1](#), [Table 4-2 on page 20](#), and [Table 3-2 on page 16](#), and illustrated in [Figure 1-3 on page 9](#). All signals are designated either Input (input-only) or Output (output-only).

Local Bus Signals

The user interface to CoreDDR is referred to as the local bus interface. The local bus signals are shown in [Table 4-1](#).

Table 4-1 · Local Bus Signals

Signal	Name	I/O	Description
clk_in	Clock	Input	System input clock. All local interface signals are synchronous to this clock.
clk_1x	Clock	Output	1× system clock.
clk_1x_sh90	Clock	Output	A –90° phase-shifted version of system clock
reset_n	Reset	Input	System reset
raddr[30:0]	Memory Address	Input	Local interface address
b_size[3:0]	Burst Size	Input	Local interface burst length. Valid values are 1 through BL, where BL is the programmed burst length. (Refer to Table 3-2 on page 16 for a discussion of the BL parameter.)
r_req	Read Request	Input	Local interface read request
w_req	Write Request	Input	Local interface write request
auto_pch	Auto-Precharge Request	Input	When asserted in conjunction with r_req or w_req, causes command to be issued as <i>read with auto-precharge</i> or <i>write with auto-precharge</i> , respectively.
rw_ack	Read/Write Acknowledge	Output	Acknowledgment of read or write request
d_req	Data Request	Output	Requests data on the local interface write data bus (datain) during a write transaction. Asserts one clock cycle prior to when data is required.
w_valid	Write Data Valid	Output	Frames the active data being written to SDRAM. Mimics d_req, except it is delayed by one clock cycle. This signal is typically not used and is retained for legacy compatibility.
r_valid	Read Data Valid	Output	Indicates that the data on the local interface read data bus (dataout) is valid during a read cycle.
sd_init	Initialization Strobe	Input	Causes the SDRAM controller to reissue the initialization sequence to SDRAM devices. The SDRAM controller will always issue the initialization sequence (including the startup delay) after reset, regardless of the SD_INIT state. This signal can be tied LOW if runtime reinitialization is not required.
datain[2n–1:0]	Input Data	Input	Input data bus. This data bus is twice the width of the DDR SDRAM data bus.
dataout[2n–1:0]	Output Data	Output	Output data bus. This data bus is twice the width of the DDR SDRAM data bus.
dm_in[2n/16–1:0]	Data Mask	Input	Masks individual bytes during data write.

Notes:

1. The *n* value in vector indexing refers to data width to SDRAM interface.
2. All control signals are active high except reset_n.
3. All local interface signals are synchronous to clk_1x.

DDR SDRAM Interface Signals

The external interface to SDRAM devices is referred to as the SDRAM interface. The SDRAM interface signals are shown in [Table 4-2](#).

Table 4-2 · DDR SDRAM Interface Signals

Signal	Name	I/O	Description
sa[13:0]	Address Bus	Output	Sampled during the <i>active</i> , <i>precharge</i> , <i>read</i> , and <i>write</i> commands. This bus also provides the mode register value during the <i>load mode register</i> command.
ba[1:0]	Bank Address	Output	Sampled during <i>active</i> , <i>precharge</i> , <i>read</i> , and <i>write</i> commands to determine which bank command is to be applied to.
cs_n[7:0]	Chip Selects	Output	SDRAM chip selects
cke	Clock Enable	Output	SDRAM clock enable. Held LOW during reset to ensure SDRAM dq and dqs outputs are in the high-impedance state.
ras_n	Row Address Strobe	Output	Command input
cas_n	Column Address Strobe	Output	Command input
we_n	Write Enable	Output	Command input
dqout[n-1:0]	Data Bus Output	Output	SDRAM data bus output to external tristate buffers. This data bus is half the width of the datain and dataout busses.
dqin[n-1:0]	Data Bus Input	Input	SDRAM data bus input. This data bus is half the width of the datain and dataout busses.
dq_oe[n/8-1:0]	Data Bus Output Enable	Output	SDRAM data bus output enable. Used to control external tristate buffers to DDR SDRAM.
dm[n/8-1:0]	Data Mask	Output	Masks individual bytes during data write. Multiplexed version of the dm_in input to the controller.
dqsout[n/8-1:0]	Data Strobe Output	Output	Strobes data into the SDRAM devices during writes.
dqs_oe[n/8-1:0]	Data Strobe Output Enable	Output	Used to control external tristate buffers for data strobe.

Notes:

1. The *n* value in vector indexing refers to data width to SDRAM interface.
2. All control signals are active high except *reset_n*.
3. All local interface signals are synchronous to *clk_1x*.

Timing Diagrams

SDRAM Writes

The user requests writes to the local bus interface by asserting the `w_req` signal and driving the starting address and burst size on `raddr` and `b_size`, respectively. The `auto_pch` signal can also be asserted with `w_req` to cause the write to be issued as a *write with auto-precharge*.

The rules for write requests to the local bus interface are as follows:

1. Once `w_req` is asserted, it must remain asserted until `rw_ack` is asserted by CoreDDR. After `rw_ack` is asserted by CoreDDR, `w_req` may remain asserted to request a follow-on write transaction. `w_req` may remain asserted over any number of `rw_ack` pulses to generate any number of cascaded write bursts. The only time `w_req` may be deasserted is during the clock cycle immediately following the `rw_ack` pulse from CoreDDR.
2. `raddr`, `b_size`, and `auto_pch` must maintain static values from the point when `w_req` becomes asserted until CoreDDR asserts `rw_ack`. `raddr`, `b_size`, and `auto_pch` may only change values in the clock cycle immediately following the `rw_ack` pulse from CoreDDR, or when `w_req` is deasserted.
3. The `w_req` signal may not be asserted while the read request (`r_req`) signal is asserted.
4. The data request (`d_req`) signal will assert one clock cycle prior to when the user must present data on the datain bus.
5. The timing relationship between an initial `w_req` and `rw_ack` assertion, or between `rw_ack` pulses as a result of multiple cascaded writes, will vary depending on the status of the banks being accessed, configuration port settings, refresh status, and initialization status. The user logic should not rely on any fixed timing relationship between `w_req` and `rw_ack`.

Example CoreDDR Write Sequence

Figure 5-1 on page 22 shows an example DDR SDRAM controller write sequence. In this sequence, three writes are requested, all to the same row. The first and second write requests are for a burst size of four, and the third is for a burst size of two. The write request (`w_req`) signal is first asserted along with the starting address (`raddr`) and the burst size (`b_size`). As a result of this request, the DDR SDRAM controller asserts the row address (`sa`), bank address (`ba`), and chip select (`cs_n`) with the *active* command to open the bank to the requested row. Next, the DDR SDRAM controller requests data from the user through the local interface using the `d_req` signal, and acknowledges the write request by asserting `rw_ack`. The DDR SDRAM controller begins writing the data to the SDRAM devices by issuing the *write* command and presenting the DDR data and the `dqs` clock. For this request, four data transfers occur to the local interface, which translates to eight data transfers to the SDRAM interface.

The local interface write request (`w_req`) remains asserted after `rw_ack` asserted by the DDR SDRAM controller to request an additional write burst. After the `rw_ack` pulse, the local interface changes the address (`raddr`) but keeps the burst size (`b_size`) at four. The DDR SDRAM controller issues the next *write* command, and data transfers to the SDRAM interface immediately following the first burst.

After the second write request, the DDR SDRAM controller continues to assert `w_req` to cause a third burst. For this write, the burst size (`b_size`) is reduced to two. Since the burst size of the second write request is less than the programmed DDR SDRAM burst length, the DDR SDRAM controller must prevent the last data transfers from being written to memory. DDR SDRAM devices do not allow write bursts to be terminated, so the DDR SDRAM controller handles this by masking the last four data transfers (using `dm`) to prevent these from being written to the SDRAM.

In the case of this write burst sequence, all the writes are to the same bank and row. If the second or third writes are to different banks or rows, the SDRAM controller issues *precharge* and/or *active* commands prior to the *write* commands.




Figure 5-1 · CoreDDR Burst Write

SDRAM Reads

The user requests reads from the local bus interface by asserting the `r_req` signal and driving the starting address and burst size on `raddr` and `b_size`, respectively. The `auto_pch` signal can also be asserted with `r_req` to cause the read to be issued as a *read with auto-precharge*.

The rules for read requests at the local bus interface are as follows:

1. Once `r_req` is asserted, it must remain asserted until `rw_ack` is asserted by CoreDDR. After `rw_ack` is asserted by CoreDDR, `r_req` may remain asserted to request a follow-on write transaction. `r_req` may remain asserted over any number of `rw_ack` pulses to generate any number of cascaded write bursts. The only time `r_req` may be deasserted is during the clock cycle immediately following the `rw_ack` pulse from CoreDDR.
2. `raddr`, `b_size`, and `auto_pch` must maintain static values from the point when `r_req` becomes asserted until CoreDDR asserts `rw_ack`. `raddr`, `b_size`, and `auto_pch` may only change values in the clock cycle immediately following the `rw_ack` pulse from CoreDDR, or when `r_req` is deasserted.
3. The `r_req` signal may not be asserted while the read request (`w_req`) signal is asserted.
4. The read data valid (`r_valid`) signal will assert when valid data is available on the dataout bus.

The timing relationship between an initial `r_req` and `rw_ack` assertion, or between `rw_ack` pulses as a result of multiple cascaded reads, will vary depending on the status of the banks being accessed, configuration port settings, refresh status and initialization status. The user logic should not rely on any fixed timing relationship between `r_req` and `rw_ack`.

Example CoreDDR Read Sequence

Figure 5-2 on page 24 shows an example DDR SDRAM controller read sequence. In this sequence, three reads are requested, all from the same row. The first and second read requests are for a burst size of four, and the third is for a burst size of two. The read request (`r_req`) signal is first asserted with the starting address (`raddr`) and the burst size (`b_size`). As a result of this request, the DDR SDRAM controller asserts the row address (`sa`), bank address (`ba`), and chip select (`cs_n`) with the *active* command to open the bank to the requested row. Next, the DDR SDRAM controller acknowledges the read request by asserting `rw_ack`, then issues the *read* command to the SDRAM devices. Since the CAS latency is set at 2.5 in this case, read data appears at the SDRAM interface 2.5 clock cycles after the *read* command is issued. The DDR SDRAM controller demultiplexes the data at the SDRAM interface and presents it to the local interface dataout bus. The DDR SDRAM controller asserts the `r_valid` signal to indicate valid data to the dataout bus. For this request, eight data transfers occur at the SDRAM interface, which translates to four data transfers to the local interface.

The local interface read request (`r_req`) remains asserted after `rw_ack` is asserted by the DDR SDRAM controller to request an additional read burst. After the `rw_ack` pulse, the local interface changes the address (`raddr`) but keeps the burst size (`b_size`) at four. The DDR SDRAM controller issues the next *read* command, and data transfers at the SDRAM interface immediately following the first burst.

After the second read request, the DDR SDRAM controller continues to assert `r_req` to cause a third burst. For this write, the burst size (`b_size`) is reduced to two. Since the burst size of the second read request is less than the programmed DDR SDRAM burst length, the burst must be terminated using the *burst terminate* command. The DDR SDRAM controller does this automatically, asserting `cas_n` two clock cycles after the *read* command was issued. This causes the SDRAM devices to discontinue the read after the first four data transfers to the SDRAM interface. The SDRAM devices also stop driving the `dqs` clock signal.




Figure 5-2 · CoreDDR Burst Read

Auto-Precharge

Read commands can be issued to the SDRAM devices as *read with auto-precharge* or *read without auto-precharge*. Likewise, *write* commands can be issued to the SDRAM devices as *write with auto-precharge* or *write without auto-precharge*. If the auto-precharge option is used, the SDRAM device will automatically close (precharge) banks being read from or written to at the end of the transaction. Any subsequent reads or writes to this bank will not require an explicit *precharge* command from CoreDDR.

The user selects whether *read* or *write* commands are issued with auto-precharge through the `auto_pch` signal. If `auto_pch` is asserted along with `w_req` or `r_req`, the command will be issued to the SDRAM with auto-precharge. The auto-precharge option is useful in situations where the requested read or write addresses tend to be random. With random address sequences, banks are seldom left open with the exact row required by a subsequent request. If auto-precharge is not used for the previous access to a bank, subsequent transactions to that bank first require the bank to be closed (precharged), causing a delay in the transaction. If auto-precharge is used for the previous access, the bank is already closed and ready to be opened to the desired row.

Figure 5-3 on page 26 shows example transactions using the auto-precharge feature of CoreDDR. In the example, two write requests are issued, the first using auto-precharge and the second not using auto-precharge. Both requests are to the same bank but may be to different rows. CoreDDR issues the first command as a *write with auto-precharge* by driving bit `sa[10]` HIGH during the *write* command. CoreDDR issues the second command as a *write without auto-precharge* by driving bit `sa[10]` LOW during the *write* command. Since the first and second requests are to the same bank, CoreDDR must wait before reopening the bank to meet the SDRAM t_{WR} and t_{RP} requirements. Had the first and second requests been to different banks, the second request would have followed the first request with no interruption to data flow.




Figure 5-3 · CoreDDR Burst Writes with Auto-Precharge Option

Testbench Operation

Two testbenches are provided with CoreDDR:

- Verilog testbench: verifies core operation. This testbench exercises all the features of the core.
- VHDL testbench: verifies core operation. This testbench is a subset of the Verilog testbench.

Testbench Description

Included with the Obfuscated and RTL releases of CoreDDR is a testbench that verifies operation of the CoreDDR macro. A simplified block diagram of the testbench is shown in [Figure 6-1](#). The testbench instantiates the DUT (design under test)—the CoreDDR macro—the DDR SDRAM model, and the test vector modules that provide stimuli sources for the DUT. A procedural testbench controls each module and applies the sequential stimuli to the DUT.




Figure 6-1 · CoreDDR Testbench

Verilog Testbench

The various types of tests used in the Verilog testbench are listed in the [Table 6-1](#).

Table 6-1 · CoreDDR Verilog Tests

Test	Description
Address	Writes bursts to power-of-two address sequence (8, 16, 32, 64, etc.) to all of address space, then reads values back.
Partial Burst	Test done with and without auto-precharge: <ol style="list-style-type: none"> 1. Write FF, 1, 2, 3, FF, FF, 6, 7, FF, FF, FF, 11. 2. Write 0 to addr 0 with SIZE of 1. 3. Write 4, 5 to addr 4 with SIZE of 2. 4. Write 8, 9, 10 to addr 8 with SIZE of 3. 5. Read back 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11.
Partial Burst Read	Test of partial burst reads with and without auto-precharge: <ol style="list-style-type: none"> 1. Write counting pattern. 2. Read using all bsize lengths up to BLEN.

Table 6-1 · CoreDDR Verilog Tests (continued)

Test	Description
Back-to-Back Partial Burst Read	Partial burst reads using back-to-back reads with and without auto-precharge: 1. Write counting pattern. 2. Read using all bsize lengths up to BLEN (does not check readback data).
Back-to-Back Partial Burst Write	Partial burst writes using back-to-back writes with and without auto-precharge: 1. Write burst of BSIZE 1, 2, 3, 4, 5, 6, 7, then 8 (or less if limited by BLEN), all back-to-back. 2. Read back to verify.
Data Mask Walking Byte Test	1. Each write_data location is loaded with all ones, except for a count value, which is loaded in the byte that will be masked in the following write. This burst is written to memory. 2. Each write_data location is loaded with counting pattern, except for byte position that will be masked, which is loaded with FF. This burst is written to memory. 3. All locations are read back. Counting pattern is expected in each location.
Long Write and Long Read Test	Long write followed by read tests: 1. Long write to memory (w_req held HIGH continuously) 2. Long read from memory (r_req held HIGH continuously)
Alternating Write and Read Bursts	Fast switching between single write and read bursts to the same bank/row
Alternating Read and Write Bursts	Fast switching between single read and write bursts to the same bank/row
Back-to-Back Writes	Writes with w_req held HIGH, using various combinations of auto_pch and bank accesses Auto-precharge sequence (first command -> second command): <ul style="list-style-type: none"> • No auto_pch -> no auto_pch • No auto_pch -> auto_pch • auto_pch -> no auto_pch • auto_pch -> auto_pch Bank access sequence (first command -> second command): <ul style="list-style-type: none"> • Precharge not required for second command (auto-precharged, same bank/row) • Precharge required for second command (same bank, new row)

Table 6-1 · CoreDDR Verilog Tests (continued)

Test	Description
Back-to-Back Write Followed by Read	<p>Write immediately followed by read with various combinations of auto_pch and bank accesses. For each combination of auto_pch and bank access, sequence is as follows:</p> <ol style="list-style-type: none"> 1. Simple write command (using <i>write</i> task); this will be read/verified by the test read. 2. Write command 3. Read command (read data written in step 1) 4. Simple read command (using <i>read</i> task) to verify data written in step 2 <p>Auto-precharge sequence (first command -> second command):</p> <ul style="list-style-type: none"> • No auto_pch -> no auto_pch • No auto_pch -> auto_pch • auto_pch -> no auto_pch • auto_pch -> auto_pch <p>Bank access sequence (first command -> second command):</p> <ul style="list-style-type: none"> • Precharge not required for second command (auto-precharged, same bank/row) • Precharge required for second command (same bank, new row)
Back-to-Back Read Followed by Write	<p>Back-to-back read followed by write. Validate read immediately followed by write with various combinations of auto_pch and bank accesses. For each combination of auto_pch and bank access, sequence is as follows:</p> <ol style="list-style-type: none"> 1. Simple write command (using <i>write</i> task); this will be read/verified by the test read. 2. Read command (verify data from write in #500) 3. Write command 4. Simple read command (using <i>read</i> task) to verify data written in step 3 <p>Auto-precharge sequence (first command -> second command):</p> <ul style="list-style-type: none"> • No auto_pch -> no auto_pch • No auto_pch -> auto_pch • auto_pch -> no auto_pch • auto_pch -> auto_pch <p>Bank access sequence (first command -> second command):</p> <ul style="list-style-type: none"> • Precharge not required for second command (auto-precharged, same bank/row) • Precharge required for second command (same bank, new row)

Table 6-1 · CoreDDR Verilog Tests (continued)

Test	Description
Back-to-Back Read	<p>Validate read immediately followed by another read with various combinations of auto_pch and bank accesses. For each combination of auto_pch and bank access, sequence is as follows:</p> <ol style="list-style-type: none"> 1. Simple write command (using <i>write</i> task); this will be read/verified by first test read. 2. Simple write command (using <i>write</i> task); this will be read/verified by second test read. 3. Test <i>read</i> command (verify data from write in #500) 4. Test <i>read</i> command (verify data from write in #2) <p>Auto-precharge sequence (first command -> second command):</p> <ul style="list-style-type: none"> • No auto_pch -> no auto_pch • No auto_pch -> auto_pch • auto_pch -> no auto_pch • auto_pch -> auto_pch <p>Bank access sequence (first command -> second command):</p> <ul style="list-style-type: none"> • Precharge not required for second command (auto-precharged, same bank/row) • Precharge required for second command (same bank, new row)
Row Sequence	<p>Addresses SDRAM in row increments. Precharges typically required in this case to close bank and open new row.</p> <ol style="list-style-type: none"> 1. Burst writes, row by row 2. Burst reads, row by row, data verified 3. Burst reads, R_REQ asserted continuously, data verified
Bank Sequence	<p>Addresses all SDRAM banks in sequence.</p> <ol style="list-style-type: none"> 1. Burst writes to each bank 2. Burst reads from each bank
Bus Turnaround	<p>Tests situations where chip selects are changed during a burst read and bus turnaround is required to prevent contention between SDRAM device outputs. This tests case where chips are changed and one clock cycle of turnaround appears on bus.</p> <p>Write 16 values:</p> <ul style="list-style-type: none"> • 8 on last row, last bank of current chip • 8 on first row, first bank of next chip; results need to be verified visually on waveform.

VHDL Testbench

The VHDL testbench verifies a subset of the functionality tested in the Verilog testbench, described in [Table 6-1 on page 27](#).

The VHDL testbench is provided in precompiled ModelSim format and in VHDL source code for all releases (Evaluation, Obfuscated, and RTL) for you to examine and modify to suit your needs. The source code for the VHDL testbench is provided to ease the process of integrating the CoreDDR macro into your design and verifying according to your own needs.

Implementation Hints

Data Capture

There are two ways of achieving data capture with DDR: self-timed and by use of the Distributed Queueing System (DQS) strobes. Due to lack of multiple DLL elements in ProASIC3E technology and the relatively low speeds (<200 MHz), Actel recommends the self-timed approach.

Handling the Data Capture from DIMM

Self-timed mode requires the controller to generate a data sample clock that captures the incoming data (Figure 7-1). Ideally this is 90° phase-shifted from the main clock; in reality, allowance has to be made for propagation delays. The DIMM (DDRDRAM) generates data on both the positive and negative clock edges. The secondary clock of the PLL is ideally a 90° phase-shifted clock and needs to sample the data correctly. When capturing data, the 90° phase-shifted clock should sample the data clock to the mid point of the data window.




Figure 7-1 · Self-Timed Mode

The DIMM (DDRDRAM) generates data on both the positive and negative clock edges. The FPGA will ideally clock on the 90° phase-shifted clock and correctly sample the data. Due to the propagation delays, however, the data is not captured correctly. The 90° phase-shifted clock is replaced with the CLKDLY cell to adjust the delay values and capture the data properly, as shown in Figure 7-3 on page 32.

The best and worst case signal propagation delays are calculated in “Delay Calculation” on page 32. In the ProASIC3E –2 part, the data round trip delay from the internal clock to the data arriving at the sample register at worst case conditions is 4.85 ns. The best case conditions is 2.5 ns (Figure 7-2).




Figure 7-2 · Signal Propagation Delays

Note: In Figure 7-2 on page 31 we assume that the secondary clock, which has a phase shift of 90°, is ideal. The sample points (rising edge and falling edge) are in red. The DATA_BEST shows the fastest that the data can change (2.5 ns round trip) and DATA_WORST the slowest (4.85 ns round trip). The DATA_RANGE indicates when the data should be valid at the capture register. What we want to achieve is that the sample clock hits the mid point of the data window, the following gives the equations for calculating the clock delay (for the CLKDLY cell in the ProASIC3E FPGA cell library) to achieve this midpoint sample

Definitions

Tbc = Best case data round trip delay

Twc = Worst case round trip delay

Tclk = System clock period

Tdel = Delay needed to shift the capture clock

$$\text{DLL Delay} = (\text{Tclk}/2 + \text{Tbc} + \text{Twc})/2 - \text{Tclk}/2$$

EQ 1

$$= (\text{Tclk}/2 + \text{Tbc} + \text{Twc} - \text{Tclk})/2$$

$$= (\text{Tbc} + \text{Twc} - \text{Tclk}/2)/2$$

Using typical figures obtained with an A3PE600FG484-2 part and a socketed, mounted 1 GB DIMM module we get

$$= (2.5 + 4.85 - 3.75)/2$$

$$\text{Tdel} = 1.8 \text{ ns (equivalent to } 86^\circ \text{ shift from the system clock)}$$

From EQ 1, the Clock Delay macro should be generated with a delay of 1.8 ns to capture the data correctly, as shown in Figure 7-3.




Figure 7-3 · Data Capture

Delay Calculation

Worst Case Delay Calculation

1. CLK output PAD = 1.6 ns
2. PCB Delay to DIMM = 0.61 ns
3. Clk-Out on DIMM = 0.75 ns
4. PCB Delay to FPGA = 0.6 1 ns

5. Input PAD Delay to DDR Reg = 0.996 ns
 6. Setup at DDR Reg = 0.282 ns
- Adding the numbers from 1 through 6 gives a worst case delay of 4.85 ns.

Best Case Delay Calculation

1. CLK to output PAD = 0.86 ns
 2. PCB Delay to DIMM = 0.43 ns
 3. Clk-Out on DIMM = 0 ns
 4. PCB Delay to FPGA = 0.43 ns
 5. Input PAD Delay to DDR Reg = 0.6 ns
 6. Setup at DDR Reg = 0.203 ns
- Adding the numbers from 1 through 6 gives a best case delay of 2.5 ns.

Product Support

Actel backs its products with various support services including Customer Service, a Customer Technical Support Center, a web site, an FTP site, electronic mail, and worldwide sales offices. This appendix contains information about contacting Actel and using these support services.

Customer Service

Contact Customer Service for non-technical product support, such as product pricing, product upgrades, update information, order status, and authorization.

From Northeast and North Central U.S.A., call 650.318.4480

From Southeast and Southwest U.S.A., call 650.318.4480

From South Central U.S.A., call 650.318.4434

From Northwest U.S.A., call 650.318.4434

From Canada, call 650.318.4480

From Europe, call 650.318.4252 or +44 (0) 1276 401 500

From Japan, call 650.318.4743

From the rest of the world, call 650.318.4743

Fax, from anywhere in the world 650.318.8044

Actel Customer Technical Support Center

Actel staffs its Customer Technical Support Center with highly skilled engineers who can help answer your hardware, software, and design questions. The Customer Technical Support Center spends a great deal of time creating application notes and answers to FAQs. So, before you contact us, please visit our online resources. It is very likely we have already answered your questions.

Actel Technical Support

Visit the [Actel Customer Support website \(www.actel.com/custsup/search.html\)](http://www.actel.com/custsup/search.html) for more information and support. Many answers available on the searchable web resource include diagrams, illustrations, and links to other resources on the Actel web site.

Website

You can browse a variety of technical and non-technical information on Actel's [home page](http://www.actel.com), at www.actel.com.

Contacting the Customer Technical Support Center

Highly skilled engineers staff the Technical Support Center from 7:00 A.M. to 6:00 P.M., Pacific Time, Monday through Friday. Several ways of contacting the Center follow:

Email

You can communicate your technical questions to our email address and receive answers back by email, fax, or phone. Also, if you have design problems, you can email your design files to receive assistance. We constantly monitor the email account throughout the day. When sending your request to us, please be sure to include your full name, company name, and your contact information for efficient processing of your request.

The technical support email address is tech@actel.com.

Phone

Our Technical Support Center answers all calls. The center retrieves information, such as your name, company name, phone number and your question, and then issues a case number. The Center then forwards the information to a queue where the first available application engineer receives the data and returns your call. The phone hours are from 7:00 A.M. to 6:00 P.M., Pacific Time, Monday through Friday. The Technical Support numbers are:

650.318.4460

800.262.1060

Customers needing assistance outside the US time zones can either contact technical support via email (tech@actel.com) or contact a local sales office. [Sales office listings](#) can be found at www.actel.com/contact/offices/index.html.

Index

A

Actel
 electronic mail 35
 telephone 36
 web-based technical support 35
 website 35
address mapping 9
auto-precharge 25
auto-refresh 10, 12

B

bank management 5, 12
block diagram 7
bus commands 9

C

CAS latency 10
contacting Actel
 customer service 35
 electronic mail 35
 telephone 36
 web-based technical support 35
controller configuration ports 16
core versions 5
CoreConsole 13
customer service 35

D

DDR SDRAM interface signals 20
device utilization and performance 5
DQS 31

E

Evaluation version 13

G

general description 5
generics 15

I

initialization sequence 11
instruction timing 11

K

key blocks 7

L

Libero IDE
 importing into 14
 place-and-route 14
 simulation 14
 synthesis 14
licenses 13
local bus signals 19

O

Obfuscated version 13
operation 9

P

place-and-route in Libero IDE 14
product support 35–36
 customer service 35
 electronic mail 35
 technical support 35
 telephone 36
 website 35

R

refresh
 operations 10
 timing 12
RTL 13

S

SDRAM
 device configurations 10
 reads 23
 writes 21
self-timed mode 31
signal propagation delays 31
simulation flows 14
synthesis in Libero IDE 14
system blocks 7

T

technical support 35
testbenches
 description 27
 Verilog tests 27
 Verilog verification 27
 VHDL tests 30
 VHDL user 27

typical system 7

V

Verilog

testbench tests 27

verification testbench 27

VHDL

testbench tests 30

user testbench 27

W

web-based technical support 35

For more information about Actel's products, visit our website at <http://www.actel.com>

Actel Corporation • 2061 Stierlin Court • Mountain View, CA 94043 USA

Customer Service: 650.318.1010 • Customer Applications Center: 800.262.1060

Actel Europe Ltd. • River Court, Meadows Business Park • Station Approach, Blackwater • Camberley, Surrey GU17 9AB • United Kingdom

Phone +44 (0) 1276 609 300 • Fax +44 (0) 1276 607 540

Actel Japan • EXOS Ebisu Bldg. 4F • 1-24-14 Ebisu Shibuya-ku • Tokyo 150 • Japan

Phone +81.03.3445.7671 • Fax +81.03.3445.7668 • www.jp.actel.com

Actel Hong Kong • Suite 2114, Two Pacific Place • 88 Queensway, Admiralty Hong Kong

Phone +852 2185 6460 • Fax +852 2185 6488 • www.actel.com.cn

50200109-0 /6.07

