




+5.0V DC IN




2.5V DIGITAL




3.3V DIGITAL & ANALOG




1.5V EXT




MOUNTING HOLES







GROUND TESTPOINTS




DRAFTER	DATE	SoC Solutions		
JIM AVANT				
CHECKER	DATE	TITLE		
ENGINEER	DATE	POWER SUPPLIES		
APPROVAL	DATE	D	SIZE	DRAWING NUMBER
APPROVAL	DATE			SOC-MIAFS-S-002
	DATE		SHEET	1 OF 9



DRAFTER	DATE	SoC Solutions	
JIM AVANT			
CHECKER	DATE	TITLE	
ENGINEER	DATE	PWR, CLOCK	
APPROVAL	DATE	D	SIZE
APPROVAL	DATE		DRAWING NUMBER
			SOC-M1AFS-S-002
		DATE	SHEET 2 OF 9



DRAFTER	DATE	SoC Solutions	
JIM AVANT			
CHECKER	DATE	TITLE	
ENGINEER	DATE	SRAM & FLASH	
APPROVAL	DATE	SIZE	DRAWING NUMBER
APPROVAL	DATE	D	SOC-MIAFS-S-002
	DATE		SHEET 3 OF 9




DRAFTER	DATE	SoC Solutions		
JIM AVANT				
CHECKER	DATE	TITLE		
ENGINEER	DATE	RESET, TEST, USB		
APPROVAL	DATE	D	SIZE	DRAWING NUMBER
				SOC-MIAFS-S-002
APPROVAL	DATE	DATE	SHEET	4 OF 9

2.5V DIGITAL HEADER




3.3V DIGITAL HEADER




NOTE: PLACE RESISTORS NEAR FPGA.

DRAFTER	DATE	SoC Solutions		
JIM AVANT				
CHECKER	DATE	TITLE		
ENGINEER	DATE	TEST CONN'S		
APPROVAL	DATE	D	SIZE	DRAWING NUMBER
APPROVAL	DATE			SOC-MIAFS-S-002
	DATE		SHEET	5 OF 9



DRAFTER	DATE	SoC Solutions	
JIM AVANT			
CHECKER	DATE	FPGA	
ENGINEER	DATE		
APPROVAL	DATE	SIZE	DRAWING NUMBER
APPROVAL	DATE	D	SOC-MIAFS-S-002
	DATE		SHEET 6 OF 9


DIGITAL POWER & GND




BANK 4




PWM DACS



FPGA I/O BANK 4




JTAG



NOTE: TMS, TDI, & TRST HAVE INTERNAL 10K PULLUPS

FPGA CORE






DRAFTER	DATE	SoC Solutions	
JIM AVANT			
CHECKER	DATE	FPGA	
ENGINEER	DATE		
APPROVAL	DATE	SIZE	DRAWING NUMBER
APPROVAL	DATE	D	SOC-MIAFS-S-002
DATE		SHEET 7 OF 9	


ANALOG POWER & GND

ANALOG

ANALOG HEADER




1.5V REG. PASS TRANSISTOR CIRCUIT




VOLTAGE & CURRENT SENSING


LAYOUT NOTES: PLACE CURRENT SENSE RESISTORS NEAR VOLTAGE REGULATORS. PLACE CAPS NEAR FPGA.




POTENTIOMETER




TEMPERATURE SENSORS



FPGA ANALOG 3.3V




FPGA ANALOG 1.5V



DRAFTER	DATE	SoC Solutions	
JIM AVANT			
CHECKER	DATE	ANALOG	
ENGINEER	DATE	SIZE	DRAWING NUMBER
APPROVAL	DATE	D	SOC-M1AFS-S-002
APPROVAL	DATE		

USB 2.0



DRAFTER	DATE	SoC Solutions	
JIM AVANT			
CHECKER	DATE	FLASHPRO3	
ENGINEER	DATE		
APPROVAL	DATE	SIZE	DRAWING NUMBER
APPROVAL	DATE	D	SOC-M1AFS-S-002
	DATE		SHEET 7 OF 7