



Intel[®] Embedded Flash Memory (J3 v. D)

32-, 64-, and 128-Mbit

Specification Update

February 2006

The 28F128J3D, 28F640J3D, 28F320J3D may contain design defects or errors known as errata that may cause the product to deviate from published specifications. Current characterized errata are documented in this specification update.

Order Number: 311136, Revision: 002
8 Feb 2006



INFORMATION IN THIS DOCUMENT IS PROVIDED IN CONNECTION WITH INTEL® PRODUCTS. EXCEPT AS PROVIDED IN INTEL'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, INTEL ASSUMES NO LIABILITY WHATSOEVER, AND INTEL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY RELATING TO SALE AND/OR USE OF INTEL PRODUCTS, INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT, OR OTHER INTELLECTUAL PROPERTY RIGHT.

Intel Corporation may have patents or pending patent applications, trademarks, copyrights, or other intellectual property rights that relate to the presented subject matter. The furnishing of documents and other materials and information does not provide any license, express or implied, by estoppel or otherwise, to any such patents, trademarks, copyrights, or other intellectual property rights.

Intel products are not intended for use in medical, life saving, life sustaining, critical control or safety systems, or in nuclear facility applications.

Intel may make changes to specifications and product descriptions at any time, without notice.

The Intel® Embedded Flash Memory (J3 v. D) may contain design defects or errors known as errata which may cause the product to deviate from published specifications. Current characterized errata are available on request.

Contact your local Intel sales office or your distributor to obtain the latest specifications and before placing your product order.

Copies of documents which have an ordering number and are referenced in this document, or other Intel literature may be obtained by calling 1-800-548-4725 or by visiting Intel's website at <http://www.intel.com>.

Intel, the Intel logo, and Intel StrataFlash are trademarks or registered trademarks of Intel Corporation or its subsidiaries in the United States and other countries.

*Other names and brands may be claimed as the property of others.

Copyright © 2006, Intel Corporation. All rights reserved.



Contents

Revision History	5
Preface.....	6
Summary Table of Changes.....	7
Errata	9





Revision History

Date	Version	Description
01/12/06	-001	Initial release: "Buffered Program Erratum" on page 9
02/08/06	-002	Summery table was corrected under status columns for Erratum number 1.

Preface

This document is an update to the specifications contained in the Affected Documents/Related Documents table below. This document is a compilation of device and documentation errata and specification clarifications and changes. It is intended for hardware system manufacturers and software developers of applications, operating systems, or tools.

Information types defined in Nomenclature are consolidated into the specification update and are no longer published in other documents.

This document may also contain information that was not previously published.

Affected Documents/Related Documents

Title	Order
<i>Intel StrataFlash[®] Memory (J3 v. D) datasheet</i>	308551

Nomenclature

Errata are design defects or errors. These may cause the Intel StrataFlash[®] memory behavior to deviate from published specifications. Hardware and software designed to be used with any given stepping must assume that all errata documented for that stepping are present on all devices.

Specification Changes are modifications to the current published specifications. These changes will be incorporated in any new release of the specification.

Specification Clarifications describe a specification in greater detail or further highlight a specification's impact to a complex design situation. These clarifications will be incorporated in any new release of the specification.

Documentation Changes include typos, errors, or omissions from the current published specifications. These will be incorporated in any new release of the specification.

Summary Table of Changes

The following table indicates the errata, specification changes, specification clarifications, or documentation changes which apply to the Intel StrataFlash® memory components. Intel may fix some of the errata in a future stepping of the component, and account for the other outstanding issues through documentation or specification changes as noted. This table uses the following notations:

Codes Used in Summary Table

Stepping

X:	Errata exists in the stepping indicated. Specification Change or Clarification that applies to this stepping.
(No mark) or (Blank box):	This erratum is fixed in listed stepping or specification change does not apply to listed stepping.

Page

(Page):	Page location of item in this document.
---------	---

Status

Doc:	Document change or update will be implemented.
Plan Fix:	This erratum may be fixed in a future stepping of the component.
Fixed:	This erratum has been previously fixed.
No Fix:	There are no plans to fix this erratum.

Row

Change bar to left of table row indicates this erratum is either new or modified from the previous version of the document

Errata

28F128J3D (128-Mbit), 0.13 micron				
Number	Stepping(s) Affected	Page	Status	Errata
	A1			
1	X	9	Plan Fix	Buffered program erratum

28F640J3D (64-Mbit) 0.13 micron				
Number	Stepping(s) Affected	Page	Status	Errata
	A0			
1	X	9	Plan Fix	Buffered program erratum

28F320J3D (32-Mbit) 0.13 micron				
Number	Stepping(s) Affected	Page	Status	Errata
	A0			
1	X	9	Plan Fix	Buffered program erratum

Errata

1. Buffered Program Erratum

Problem: During buffered programming in byte mode, if the starting address is an odd address such as 0x01, 0x03, 0x05, and so on, and if the buffer size is 32 bytes, the 32nd byte in the array will wrap around to the address just before the starting address.

Implication: Data at address just before the starting address is overwritten, potentially causing invalid data reads from that array location.

Workaround: Set the maximum buffer size from 32 bytes to 31 bytes when starting at an odd address, e.g. 0x01, 0x03, etc., or start the buffered program at an even address, e.g. 0x00, 0x02, etc.

Status: A future stepping for this erratum is under evaluation.

