



Total Ionizing Dose Test Report

No. 13T-RTAX4000D-CQ352-D64NH1

March 28, 2013

Table of Contents

I.	Summary Table.....	3
II.	Total Ionizing Dose (TID) Testing.....	3
A.	Device-Under-Test (DUT) and Irradiation Parameters	4
B.	Test Method	5
C.	Design and Parametric Measurements.....	6
III.	Test Results	8
A.	Functionality	8
B.	Power Supply Current (ICCA and ICCI).....	8
C.	Single-Ended 3.3 V LVTTL Input Logic Threshold (VIL/VIH).....	12
D.	Output-Drive Voltage (VOL/VOH)	13
E.	Propagation Delay.....	14
F.	Transition Time	15
	Appendix A: DUT Bias Diagram.....	27
	Appendix B: Functionality Tests	29

TOTAL IONIZING DOSE TEST REPORT

13T-RTAX4000D-CQ352-D64NH1

March 28, 2013

CK Huang and J.J. Wang

(408) 643-6136, 643-6302

chang-kai.huang@microsemi.com, jih-jong.wang@microsemi.com

I. Summary Table

The TID tolerance for each tested parameter is summarized below in Table 1. The overall tolerance is limited by the standby power-supply current (ICC). The room temperature annealing allowed by 1019.8 to anneal down ICC is performed for approximately 7 days. Every DUT passes the major specifications listed in the table for 200 krad (SiO₂) of irradiation.

Table 1 Tolerances for Each Tested Parameter

Parameter	Tolerance
1. Gross Functionality	Passed 300 krad (SiO ₂)
2. Power Supply Current (ICCA/ICCI)	Passed 200 krad (SiO ₂)
3. Input Threshold (VIL/VIH)	Passed 300 krad (SiO ₂)
4. Output Drive (VOL/VOH)	Passed 300 krad (SiO ₂)
5. Propagation Delay	Passed 300 krad (SiO ₂) for 10% degradation criterion
6. Transition Time	Passed 300 krad (SiO ₂)

II. Total Ionizing Dose (TID) Testing

This testing is designed on the basis of an extensive database (see, for example, TID data of antifuse-based FPGAs at <http://www.klabs.org> and <http://www.microsemi.com/soc>) accumulated from the TID testing of many generations of antifuse-based FPGAs.

A. Device-Under-Test (DUT) and Irradiation Parameters

Table 2 lists the DUT and irradiation parameters. During irradiation all inputs are grounded except for the inputs Burnin, oe_EAQ, enable_HSB and the utilized clocks (Rclock1-3 and Hclock1-4). The inputs Burnin, oe_EAQ and enable_HSB are set high to 3.3 V and a 1 KHz clock is provided to all clocks in order for the design to remain stable during irradiation. During anneal each input and output is tied to ground or VCCI through a 4.7 kΩ resistor. Appendix A contains the schematics of irradiation-bias circuits.

Table 2 DUT and Irradiation Parameters

Part Number	RTAX4000D
Package	CQFP352
Foundry	United Microelectronics Corp.
Technology	0.15 μm CMOS
DUT Design	RTAX4000D_CQ352_MASTER
Die Lot Number	D64NH1
Quantity Tested	6
Serial Number	300 krad: 18061, 18063, 18067 200 krad: 18076, 18080, 18086
Radiation Facility	Defense Microelectronics Activity
Radiation Source	Co-60
Dose Rate (±5%)	10 krad (SiO ₂)/min
Irradiation Temperature	Room
Irradiation and Measurement Bias (VCCI/VCCA)	Static at 3.3 V / 1.5 V
I/O Configuration	Single ended: LVTTL Differential pair: LVPECL

B. Test Method




Figure 1 Parametric Test Flow Chart

The test method generally follows the guidelines in the military standard TM1019.8. Figure 1 is the flow chart showing the steps for parametric tests, irradiation, and post-irradiation annealing.

The accelerated aging, or rebound test mentioned in TM1019.8 is unnecessary because there is no adverse time-dependent effect (TDE) in Microsemi SoC Products Group products manufactured by sub-micron CMOS technology. Elevated temperature annealing actually reduces the effects originated from radiation-induced leakages. As indicated by testing data in the following sections, the predominant radiation effects in RTAX4000D are due to radiation-induced leakages.

Room temperature annealing is performed in this test; the duration is approximately 7 days.

C. Design and Parametric Measurements

The DUT uses a high utilization generic design (RTAX4000D_CQ352_MASTER) to evaluate total dose effects for typical space applications. The schematics of this design are documented in Appendix B.

The functionality is measured at 1 MHz and 50 MHz using the minimum and maximum power specifications shown in Table 3.

Table 3 Minimum and Maximum Power Specifications for RTAX-D Devices

Supply Voltage	Minimum	Recommended	Maximum
1.5 V Core	1.4 V	1.5 V	1.6 V
3.3 V I/O	3.0 V	3.3 V	3.6 V
3.3 V VCCDA I/O	3.0 V	3.3 V	3.6 V

The functionality test design is subdivided into two blocks, the EAQ (Enhanced Antifuse Qualification) and the QBI (Qualification Burn-In). The EAQ block includes three 1458-bit shift registers and tests the I/Os (1560 I/O registers and 520 I/Os) and RAM (1x16384 RAM). The QBI block tests all offered macros and I/O standards. The results from the functional tests are obtained from the following outputs: IO_Monitor_EAQ, RAM_Monitor_EAQ, Array_Monitor_EAQ, Global_Monitor_EAQ, C_test_mon_QBI, ALU_test_mon_QBI, Global_mon_QBI_TP, and Global_mon_QBI_BI. Details on the Functionality Test are shown in Appendix B.

ICC is measured on the power supply of the logic-array (ICCA) and I/O (ICCI) respectively. The input logic threshold (VIL/VIH) is tested on single-ended inputs Shiftin1, Shiftin2, Shiftin3, Shiftin4, Shiftin5, Shiftin7, Shiftin8, zoom_sel_n_1, zoom_sel_n_0, zoom, TOG_n, SEU_sel, Set_n, Resetn, oe_EAQ, enable_HSB, test_done_sel_2, IO_Pattern_Length_2, IO_Pattern_Length_1, IO_Pattern_Length_0, IO_Johnson, A_Johnson, A_Pattern_Length_1, and A_Pattern_Length_0. The output-drive voltage (VOL/VOH) is measured on single-ended outputs Array_out_EAQ_0, Array_out_EAQ_1, Array_out_EAQ_2, Global_Monitor_EAQ, Shiftout3, Shiftout7, Shiftout8, RAM_Monitor_EAQ, RAM_out_EAQ_0, RAM_out_EAQ_4, RAM_out_EAQ_8.

The propagation delays are measured on the outputs of five delay strings; each one comprises of 1,170 NAND4-inverters. There are 6 delay measurements: one measurement for each delay string and a total delay measurement obtained from cascading all the delay strings. The propagation delay is defined as the time delay from the triggering edge at the HClock1 input to the switching edge at the output. The transition characteristics, measured on the output delay_out_SEU4, are shown as oscilloscope captures.

Table 4 lists measured electrical parameters and the corresponding logic design.

Table 4 Logic Design for Parametric Measurements

Parameters	Logic Design
1. Functionality	IO_Monitor_EAQ, RAM_Monitor_EAQ, Array_Monitor_EAQ, Global_Monitor_EAQ, C_test_mon_QBI, ALU_test_mon_QBI, Global_mon_QBI_TP, and Global_mon_QBI_BI
2. ICC (ICCA/ICCI)	DUT power supply
3. Input Threshold (VIL/VIH)	Single ended inputs (Shiftin1, Shiftin2, Shiftin3, Shiftin4, Shiftin5, Shiftin7, Shiftin8, zoom_sel_n_1, zoom_sel_n_0, zoom, TOG_n, SEU_sel, Set_n, Resetn, oe_EAQ, enable_HSB, test_done_sel_2, IO_Pattern_Length_2, IO_Pattern_Length_1, IO_Pattern_Length_0, IO_Johnson, A_Johnson, A_Pattern_Length_1, A_Pattern_Length_0)
4. Output Drive (VOL/VOH)	Single-ended outputs (Array_out_EAQ_0, Array_out_EAQ_1, Array_out_EAQ_2, Global_Monitor_EAQ, Shiftout3, Shiftout7, Shiftout8, RAM_Monitor_EAQ, RAM_out_EAQ_0, RAM_out_EAQ_4, RAM_out_EAQ_8)
5. Propagation Delay	String of NAND4-inverters. Measured from output delay_out_SEU4
6. Transition Characteristic	NAND4-inverter output (delay_out_SEU4)

III. Test Results

The test results mainly compare the electrical parameter measured pre-irradiation with the same parameter measured post-irradiation-and-annealing, or post-annealing.

A. Functionality

Every DUT passed the pre-irradiation and post-annealing functional tests.

B. Power Supply Current (ICCA and ICCI)

The logic-array power supply (VCCA) is 1.5 V, and the IO power supply (VCCI) is 3.3 V. Their standby currents, ICCA and ICCI, are monitored influx. Figure 2-7 show the influx ICCA and ICCI versus total dose for the DUTs.

Referring to TM1019.8 subsection 3.11.2.c, the post-irradiation-parametric limit (PIPL) for the post-annealing ICC should be defined as the addition of highest ICCI, ICCDA and ICCDIFFA values in Table 2-6 of the *RTAX-S/SL and RTAX-DSP Radiation-Tolerant FPGAs datasheet* posted on the Microsemi SoC Products Group website:

http://www.microsemi.com/soc/documents/RTAXS_DS.pdf

Therefore, the PIPL for ICCA is 600 mA, and the PIPL for ICCI is 60 mA.

Table 5 summarizes the pre-irradiation, post-irradiation right after irradiation and before anneal, and post-annealing ICCA and ICCI data.

Table 5 Pre-Irradiation, Post Irradiation and Post-Annealing ICC

DUT	Total Dose	ICCA (mA)			ICCI (mA)		
		Pre-Irrad.	Post-Irrad.	Post-Ann.	Pre-Irrad.	Post-Irrad.	Post-Ann.
18061	300 krad	10	165	16	12	238	68
18063	300 krad	11	149	17	12	272	77
18067	300 krad	11	186	20	12	267	78
18076	200 krad	8	14	7	12	81	34
18080	200 krad	8	12	6	12	75	30
18086	200 krad	10	17	10	12	87	35

Based on these PIPL, the post-annealing DUT passes both the ICCA and ICCI specification for 200 krad(SiO₂).




Figure 2 DUT 18061 Influx ICCI and ICCA




Figure 3 DUT 18063 Influx ICCI and ICCA




Figure 4 DUT 18067 Influx ICCI and ICCA




Figure 5 DUT 18076 Influx ICCI and ICCA




Figure 6 DUT 18080 Influx ICCI and ICCA




Figure 7 DUT 18086 Influx ICCI and ICCA

C. Single-Ended 3.3 V LVTTL Input Logic Threshold (VIL/VIH)

The input switching threshold, or trip point, is defined as the applied input voltage at which the output of the design often just input and output buffers starts to switch: VIH is the input trip point when the input is going high to low; VIL is the input trip point when the input is going low to high. The difference between the pre-irradiation and post-annealing data is usually negligibly small.

The pre-irradiation and post-annealing single-ended VIL and VIH are tested and recorded as pass or fail. In each case, the pre-irradiation and post-annealing both passed with respect to the specification.

D. Output-Drive Voltage (VOL/VOH)

The pre-irradiation and post-annealing VOL/VOH are listed in Tables 6 and 7. The post-annealing data are within the specification limits; in each case, the radiation-induced degradation is within 10%.

Table 6 Pre-Irradiation and Post-Annealing VOL (mV)

Pin \ DUT(Dose)	18061 (300 krad)		18063 (300 krad)		18067 (300 krad)		18076 (200 krad)		18080 (200 krad)		18086 (200 krad)	
	Pre-rad	Pos-an										
Shiftout_0	181.8	185.3	191.6	180.3	185.1	185	196.9	182.6	194.8	188.3	200.5	188
Shiftout_5	183.7	173.1	181.0	172.1	182.9	174	183.7	173.6	182.9	180	182.8	179.3
Array_out_EAQ_0	178.1	164.5	185.5	162.5	166.3	164.5	173.8	163	171.4	169	173.0	168.8
Array_out_EAQ_2	187.9	173.4	185.2	174.2	188.3	174	188.7	176.1	187.0	181.8	187.8	181.9
delay_out_SEU_1	13.6	12.3	13.3	12.6	13.4	12.6	13.6	12.2	13.4	12.3	13.3	13
delay_out_SEU_4	13.4	13.6	13.7	13.6	13.6	13.2	13.5	13.2	13.8	13	13.8	14
RAM_Monitor_EAQ	18.2	16.8	17.9	16.9	17.9	16.6	17.9	16.5	18.0	17.1	18.1	18.6
RAM_out_EAQ_0	18.3	17.3	18.5	17.2	18.0	17.4	17.8	16.9	17.8	17.4	18.0	18.8
RAM_out_EAQ_4	17.8	18.4	17.7	18.4	17.8	18	17.9	18.1	17.9	18.5	17.6	18.3
RAM_out_EAQ_8	18.0	16.9	17.7	17.4	17.9	16.6	18.3	17.2	17.9	17	18.1	17.8
Shiftout_0	181.8	185.3	191.6	180.3	185.1	185	196.9	182.6	194.8	188.3	200.5	188

Table 7 Pre-Irradiation and Post-Annealing VOH (V)

Pin \ DUT(Dose)	18061 (300 krad)		18063 (300 krad)		18067 (300 krad)		18076 (200 krad)		18080 (200 krad)		18086 (200 krad)	
	Pre-rad	Pos-an										
Shiftout_0	2.72	2.71	2.70	2.72	2.73	2.72	2.73	2.72	2.72	2.72	2.72	2.72
Shiftout_5	2.73	2.73	2.73	2.73	2.73	2.73	2.73	2.73	2.73	2.73	2.73	2.74
Array_out_EAQ_0	2.75	2.74	2.74	2.74	2.74	2.74	2.74	2.74	2.75	2.74	2.75	2.75
Array_out_EAQ_2	2.72	2.73	2.73	2.73	2.72	2.73	2.72	2.73	2.72	2.73	2.72	2.73
delay_out_SEU_1	2.96	2.96	2.96	2.96	2.96	2.96	2.96	2.96	2.96	2.96	2.96	2.96
delay_out_SEU_4	2.96	2.96	2.96	2.96	2.96	2.96	2.96	2.96	2.96	2.96	2.96	2.96
RAM_Monitor_EAQ	2.96	2.96	2.96	2.95	2.96	2.96	2.96	2.96	2.96	2.96	2.96	2.96
RAM_out_EAQ_0	2.96	2.96	2.96	2.95	2.96	2.96	2.96	2.96	2.96	2.96	2.96	2.96
RAM_out_EAQ_4	2.96	2.96	2.96	2.96	2.96	2.96	2.96	2.96	2.96	2.96	2.96	2.96
RAM_out_EAQ_8	2.96	2.96	2.96	2.96	2.96	2.96	2.96	2.96	2.96	2.96	2.96	2.96
Shiftout_0	2.72	2.71	2.70	2.72	2.73	2.72	2.73	2.72	2.72	2.72	2.72	2.72

E. Propagation Delay

Table 8 lists the pre-irradiation and post-annealing propagation delays. The results show small radiation effects; in any case the percentage change is well below 10%.



Table 8 Radiation-Induced Propagation Delay Degradations


Delay (μs)	DUT	Total Dose	Pre-rad.	Post-100krad	Post-200krad	Post-300krad	Post-ann.
	18061	300 krad	7.295	7.280	7.245	7.350	7.275
	18063	300 krad	7.460	7.405	7.405	7.525	7.370
	18067	300 krad	7.495	7.445	7.460	7.590	7.440
	18076	200 krad	7.430	7.400	7.370	-	7.365
	18080	200 krad	7.520	7.470	7.470	-	7.435
	18086	200 krad	7.380	7.345	7.340	-	7.300

Radiation Δ (%)	DUT	Total Dose	Pre-rad.	Post-100krad	Post-200krad	Post-300krad	Post-ann.
	18061	300 krad	-	-0.2%	-0.7%	0.8%	-0.3%
	18063	300 krad	-	-0.7%	-0.7%	0.9%	-1.2%
	18067	300 krad	-	-0.7%	-0.5%	1.3%	-0.7%
	18076	200 krad	-	-0.4%	-0.8%	-	-0.9%
	18080	200 krad	-	-0.7%	-0.7%	-	-1.1%
	18086	200 krad	-	-0.5%	-0.5%	-	-1.1%


F. Transition Time

Figure 8a to Figure 19b show the pre-irradiation and post-annealing transition edges. In each case, the radiation-induced transition-time degradation is not observable.







**Figure 9a DUT 18063 Pre-irradiation Rising Edge,
abscissa scale is 1 V/div and ordinate scale is 2 ns/div.**




**Figure 9b DUT 18063 Post-Annealing Rising Edge,
abscissa scale is 1 V/div and ordinate scale is 2 ns/div.**




**Figure 10a DUT 18067 Pre-Irradiation Rising Edge,
abscissa scale is 1 V/div and ordinate scale is 2 ns/div.**



**Figure 10b DUT 18067 Post-Annealing Rising Edge,
abscissa scale is 1 V/div and ordinate scale is 2 ns/div.**



**Figure 11a DUT 18076 Pre-Irradiation Rising Edge,
abscissa scale is 1 V/div and ordinate scale is 2 ns/div.**



**Figure 11b DUT 18076 Post-Annealing Rising Edge,
abscissa scale is 1 V/div and ordinate scale is 2 ns/div.**




Figure 12a DUT 18080 Pre-Irradiation Rising Edge,
abscissa scale is 1 V/div and ordinate scale is 2 ns/div.






Figure 12b DUT 18080 Post-Annealing Rising Edge,
abscissa scale is 1 V/div and ordinate scale is 2 ns/div.



**Figure 13a DUT 18086 Pre-Irradiation Rising Edge,
abscissa scale is 1 V/div and ordinate scale is 2 ns/div.**



**Figure 13b DUT 18086 Post-Annealing Rising Edge,
abscissa scale is 1 V/div and ordinate scale is 2 ns/div.**





Figure 14a DUT 18061 Pre-Irradiation Falling Edge,
abscissa scale is 1 V/div and ordinate scale is 2 ns/div.



Figure 14b DUT 18061 Post-Annealing Falling Edge,
abscissa scale is 1 V/div and ordinate scale is 2 ns/div.



**Figure 15a DUT 18063 Pre-Irradiation Falling Edge,
abscissa scale is 1 V/div and ordinate scale is 2 ns/div.**



**Figure 15b DUT 18063 Post-Annealing Falling Edge,
abscissa scale is 1 V/div and ordinate scale is 2 ns/div.**




Figure 16a DUT 18067 Pre-Irradiation Falling Edge,
abscissa scale is 1 V/div and ordinate scale is 2 ns/div.





Figure 16b DUT 18067 Post-Annealing Falling Edge,
abscissa scale is 1 V/div and ordinate scale is 2 ns/div.



**Figure 17a DUT 18076 Pre-Irradiation Falling Edge,
abscissa scale is 1 V/div and ordinate scale is 2 ns/div.**



**Figure 17b DUT 18076 Post-Annealing Falling Edge,
abscissa scale is 1 V/div and ordinate scale is 2 ns/div.**




Figure 18a DUT 18080 Pre-Irradiation Falling Edge,
abscissa scale is 1 V/div and ordinate scale is 2 ns/div.





Figure 18b DUT 18080 Post-Annealing Falling Edge,
abscissa scale is 1 V/div and ordinate scale is 2 ns/div.



**Figure 19a DUT 18086 Pre-Irradiation Falling Edge,
abscissa scale is 1 V/div and ordinate scale is 2 ns/div.**



**Figure 19b DUT 18086 Post-Annealing Falling Edge,
abscissa scale is 1 V/div and ordinate scale is 2 ns/div.**

Appendix A: DUT Bias Diagram




Figure A1 I/O Bias During Irradiation




Figure A2 Power supply, Ground and Special Pins Bias During Irradiation

Appendix B: Functionality Tests




Figure B1 QBI Block – Top-Level Design




Figure B2 QBI Block – Combinatorial Test (Top Level)




Figure B3 QBI Block – RAM Test (Top Level)




Figure B4 QBI Block – RAM Block




Figure B5 EAQ Block – Top Level




Figure B6 EAQ Block – Array Test (Shift Register)




Figure B7 EAQ Block – I/O Test (Top Level)




Figure B8 EAQ Block – SRAM Test (Top Level)



Microsemi Corporate Headquarters
One Enterprise, Aliso Viejo CA 92656 USA
Within the USA: +1 (949) 380-6100
Sales: +1 (949) 380-6136
Fax: +1 (949) 215-4996

Microsemi Corporation (NASDAQ: MSCC) offers a comprehensive portfolio of semiconductor solutions for: aerospace, defense and security; enterprise and communications; and industrial and alternative energy markets. Products include high-performance, high-reliability analog and RF devices, mixed signal and RF integrated circuits, customizable SoCs, FPGAs, and complete subsystems. Microsemi is headquartered in Aliso Viejo, Calif. Learn more at www.microsemi.com.

© 2013 Microsemi Corporation. All rights reserved. Microsemi and the Microsemi logo are trademarks of Microsemi Corporation. All other trademarks and service marks are the property of their respective owners.