



# Total Ionizing Dose Test Report

**No. 11T-RTAX2000S-CQ256-D55A31**

---

June 10, 2011

## Table of Contents

<b>I.</b>	<b>Summary Table.....</b>	<b>3</b>
<b>II.</b>	<b>Total Ionizing Dose (TID) Testing.....</b>	<b>3</b>
A.	Device-Under-Test (DUT) and Irradiation Parameters .....	3
B.	Test Method .....	4
C.	Design and Parametric Measurements.....	5
<b>III.</b>	<b>Test Results.....</b>	<b>6</b>
A.	Functionality .....	6
B.	Power Supply Current (ICCA and ICCI).....	6
C.	Input Threshold VIL.....	10
D.	Input Threshold VIH .....	11
E.	Output-Drive Voltage (VOL) .....	12
F.	Output-Drive Voltage (VOH) .....	12
G.	Propagation Delay.....	13
H.	Transition Characteristics.....	15
<b>Appendix A</b>	<b>DUT Bias .....</b>	<b>27</b>
<b>Appendix B</b>	<b>DUT Design Schematics.....</b>	<b>29</b>
A.	Design Blocks Overview .....	29
B.	Array Test Block .....	30
C.	Shift Enable Control .....	31
D.	Pattern Generator .....	32
E.	IO Test Block .....	33
F.	I/O Weave Structure.....	34
G.	RAM Test Block .....	35
H.	RAM 1x16384 .....	36
I.	Delay Chains.....	37

## TOTAL IONIZING DOSE TEST REPORT

No. 11T-RTAX2000S-CQ256-D55A31

June 10, 2011

*C.K. Huang and J.J. Wang*

(650) 318-4209, (650) 318-4576

*chang-kai.huang@microsemi.com, jih-jong.wang@microsemi.com*

### I. Summary Table

Parameter	Tolerance
1. Gross Functionality	Passed 300 krad (SiO <sub>2</sub> )
2. Power Supply Current (I <sub>CCA</sub> /I <sub>CCI</sub> )	Passed 300 krad (SiO <sub>2</sub> )
3. Input Threshold (VTIL/VIH)	Passed 300 krad (SiO <sub>2</sub> )
4. Output Drive (VOL/VOH)	Passed 300 krad (SiO <sub>2</sub> )
5. Propagation Delay	Passed 300 krad (SiO <sub>2</sub> ) for 10% degradation criterion
6. Transition Characteristics	Passed 300 krad (SiO <sub>2</sub> )

### II. Total Ionizing Dose (TID) Testing

This testing is designed on the base of an extensive database (see TID data of antifuse-based FPGA in <http://www.klabs.org> and <http://www.actel.com>) accumulated from the TID testing of many generations of antifuse-based FPGAs.

#### A. Device-Under-Test (DUT) and Irradiation Parameters

Table 1 lists the DUT and irradiation parameters. During irradiation each input and most of the output is grounded through a jumper; during annealing each input or output is tied to the ground or VCCI with a resistor. Appendix A contains the schematics of the irradiation-bias circuit.

**Table 1 DUT and Irradiation Parameters**

Part Number	RTAX2000S
Package	CQFP256
Foundry	United Microelectronics Corp.
Technology	0.15 µm CMOS
DUT Design	EAQ_RTAX2000S_rev1
Die Lot Number	D55A31
Quantity Tested	6
Serial Number	300 krad(SiO <sub>2</sub> ): 15654, 15660, 15720 200 krad(SiO <sub>2</sub> ): 15740, 15743, 15746
Radiation Facility	Defense Microelectronics Activity
Radiation Source	Co-60
Dose Rate ( $\pm 5\%$ )	5 krad(SiO <sub>2</sub> )/min
Irradiation Temperature	Room
Irradiation and Measurement Bias (VCCI/VCCA)	Static at 3.3 V/1.5 V
IO Configuration	Single ended: LVTTL Differential pair: LVPECL

## B. Test Method




Figure 1 Parametric Test Flow Chart

The test method generally follows the guidelines in the military standard TM1019.8. Figure 1 is the flow chart describing the steps for functional and parametric tests, irradiation, and post-irradiation annealing.

The accelerated aging, or rebound test mentioned in TM1019.8 is unnecessary because there is no adverse time-dependent effect (TDE) in Microsemi products manufactured by deep sub-micron CMOS technologies. Elevated temperature annealing basically reduces the effects originating from radiation-induced leakage currents. As indicated by test data in the following sections, the predominant radiation effects in RTAX2000S are due to radiation-induced leakage currents.

Room temperature annealing is performed in this test; the duration is approximately one week.

## C. Design and Parametric Measurements

The DUT uses a high utilization, generic design (EAQ\_RTAX2000S\_rev1) to evaluate total dose effects for typical space applications. Appendix B contains the schematics that illustrate this design.

Table 2 lists measured electrical parameters and the corresponding logic design. The functionality is measured on the output pins including the embedded RAM.

ICC is measured on the power supply of the logic-array (ICCA) and I/O (ICCI) respectively.

The input logic threshold (V<sub>IL</sub>/V<sub>IH</sub>) is measured on inputs A\_Clock, A\_Johnson, A\_Pattern\_Length\_0, A\_Pattern\_Length\_1, A\_Pattern\_Length\_2, IO\_Clock, IO\_Johnson, IO\_Pattern\_Length\_0, IO\_Pattern\_Length\_1, IO\_Pattern\_Length\_2, oe, Reset\_n, Set\_n, ShiftFrequency\_0, ShiftFrequency\_1, TOG\_n, zoom, zoom\_sel\_n\_0, zoom\_sel\_n\_1.

The output-drive voltage (V<sub>OL</sub>/V<sub>OH</sub>) is measured on Array\_Monitor, Array\_out\_0, delay\_out\_0, Global\_Monitor, IO\_Monitor, IO\_Out\_0, RAM\_Monitor, RAM\_out\_0. The propagation delay is measured on the output of the buffer string; the definition is the time delay from the triggering edge at the CLOCK input to the switching edge at the output. Both the delays of low-to-high and high-to-low output transitions are measured; the reported delay is the average of these two measurements. The transition characteristics, measured on the output, are shown as oscilloscope captures.

**Table 2 Logic Design for Parametric Measurements**

Parameters	Logic Design
1. Functionality	All key logic functions, and outputs of embedded RAM
2. ICC (ICCA/ICCI)	DUT power supply
3. Input Threshold (V <sub>IL</sub> /V <sub>IH</sub> )	Inputs (A_Clock, A_Johnson, A_Pattern_Length_0, A_Pattern_Length_1, A_Pattern_Length_2, IO_Clock, IO_Johnson, IO_Pattern_Length_0, IO_Pattern_Length_1, IO_Pattern_Length_2, oe, Reset_n, Set_n, ShiftFrequency_0, ShiftFrequency_1, TOG_n, zoom, zoom_sel_n_0, zoom_sel_n_1)
4. Output Drive (V <sub>OL</sub> /V <sub>OH</sub> )	Outputs (Array_Monitor, Array_out_0, delay_out_0, Global_Monitor, IO_Monitor, IO_Out_0, RAM_Monitor, RAM_out_0)
5. Propagation Delay	String of buffers (IO_Clock to delay_out[0])
6. Transition Characteristic	String of buffers output (delay_out[0])

### III. Test Results

#### A. Functionality

Every DUT passed the pre-irradiation and post-annealing functional tests.

#### B. Power Supply Current (ICCA and ICCI)

Figure 2 through Figure 7 plot the influx standby ICCA and ICCI versus total dose for each DUT. Table 3 summarizes the pre-irradiation, post-irradiation and post-annealing ICC. The post-annealing ICC for four different bit patterns, all '0', all '1', checkerboard and inverted-checkerboard, in the RAM are basically the same.

**Table 3 Pre-irradiation, Post Irradiation and Post-Annealing Icc**

DUT	Total Dose krad(SiO <sub>2</sub> )	ICCA (mA)			ICCI (mA)		
		Pre-irrad	Post-irrad	Post-ann	Pre-irrad	Post-irrad	Post-ann
15654	300 krad	3	27	5	3	122	33
15660	300 krad	5	35	6	4	128	48
15720	300 krad	4	43	6	3	145	52
15740	200 krad	2	7	3	3	42	26
15743	200 krad	2	5	2	3	48	26
15746	200 krad	2	4	1	4	40	19

In compliance with TM1019.8 subsection 3.11.2.c, the post-irradiation-parametric limit (PIPL) for the post-annealing ICCI in this test is defined as the addition of highest ICCI, ICCDA and ICCDIFFA values in Table 2-4 of the RTAXS datasheet:

[http://www.actel.com/documents/RTAXS\\_DS.pdf](http://www.actel.com/documents/RTAXS_DS.pdf)

For ICCA, the PIPL is 500 mA; the PIPL of ICCI equals to  $35 + 10 + 3.13 \times 7 = 66.91$  (mA). Note that there are 7 pairs of differential LVPECL inputs in each DUT. Based on these PIPL, post-annealed DUT passes both the ICCA and ICCI specification for 300 krad (SiO<sub>2</sub>).




Figure 2 DUT 15654 Influx ICCA and ICCI




Figure 3 DUT 15660 Influx ICCA and ICCI




Figure 4 DUT 15720 Influx ICCA and ICCI




Figure 5 DUT 15740 Influx ICCA and ICCI




Figure 6 DUT 15743 Influx ICCA and ICCI




Figure 7 DUT 15746 Influx ICCA and ICCI

### C. Input Threshold VIL

Table 4 lists the pre-irradiation and post-annealing single-ended input threshold. All pins show negligible changes after irradiation, and their post-annealing data are within the specification limits.

**Table 4 Pre-Irradiation and Post-Annealing Input Thresholds VIL (mV)**

Pin\DUT	15654 (300 krad)		15660 (300 krad)		15720 (300 krad)		15740 (200 krad)		15743 (200 krad)		15746 (200 krad)	
	Pre-rad	Post-ann										
A_Clock	1.370	1.365	1.380	1.375	1.380	1.375	1.370	1.365	1.370	1.365	1.375	1.370
A_Johnson	1.370	1.365	1.365	1.360	1.375	1.370	1.370	1.365	1.365	1.360	1.370	1.365
A_Pattern_Length_0	1.380	1.375	1.375	1.375	1.390	1.385	1.380	1.375	1.380	1.375	1.380	1.375
A_Pattern_Length_1	1.380	1.375	1.380	1.375	1.385	1.380	1.385	1.380	1.375	1.370	1.380	1.375
A_Pattern_Length_2	1.370	1.365	1.370	1.365	1.380	1.375	1.375	1.370	1.370	1.365	1.375	1.370
IO_Clock	1.365	1.360	1.370	1.365	1.375	1.370	1.365	1.360	1.365	1.360	1.370	1.365
IO_Johnson	1.375	1.370	1.380	1.375	1.390	1.385	1.380	1.375	1.380	1.370	1.385	1.380
IO_Pattern_Length_0	1.365	1.360	1.370	1.365	1.380	1.375	1.370	1.365	1.370	1.365	1.375	1.370
IO_Pattern_Length_1	1.365	1.360	1.365	1.365	1.375	1.370	1.370	1.365	1.370	1.365	1.370	1.370
IO_Pattern_Length_2	1.375	1.370	1.380	1.375	1.385	1.380	1.380	1.375	1.375	1.370	1.380	1.375
oe	1.375	1.370	1.375	1.370	1.380	1.375	1.370	1.365	1.370	1.365	1.375	1.370
Reset_n	1.375	1.370	1.375	1.370	1.380	1.375	1.370	1.370	1.370	1.365	1.375	1.370
Set_n	1.365	1.360	1.365	1.360	1.370	1.365	1.360	1.355	1.360	1.355	1.365	1.360
ShiftFrequency_0	1.375	1.370	1.380	1.375	1.380	1.375	1.375	1.370	1.375	1.370	1.380	1.375
ShiftFrequency_1	1.375	1.370	1.375	1.370	1.385	1.380	1.375	1.370	1.375	1.370	1.375	1.370
TOG_n	1.375	1.370	1.380	1.375	1.385	1.380	1.375	1.370	1.370	1.365	1.380	1.375
zoom	1.380	1.375	1.385	1.380	1.390	1.385	1.380	1.380	1.380	1.375	1.390	1.385
zoom_sel_n_0	1.375	1.355	1.370	1.355	1.380	1.360	1.375	1.360	1.375	1.360	1.370	1.360
zoom_sel_n_1	1.370	1.355	1.370	1.350	1.375	1.360	1.370	1.355	1.370	1.355	1.370	1.355

## D. Input Threshold VIH

Table 5 lists the input threshold voltage changes due to irradiations. All pins show negligible changes after irradiation, and their post-annealing data are within the specification limits.

**Table 5 Pre-Irradiation and Post-Annealing Input Thresholds VIH (mV)**

Pin\DUT	15654 (300 krad)		15660 (300 krad)		15720 (300 krad)		15740 (200 krad)		15743 (200 krad)		15746 (200 krad)	
	Pre-rad	Post-ann										
A_Clock	1.635	1.630	1.645	1.635	1.645	1.635	1.635	1.625	1.635	1.630	1.640	1.630
A_Johnson	1.660	1.650	1.655	1.650	1.665	1.655	1.660	1.650	1.655	1.650	1.660	1.650
A_Pattern_Length_0	1.645	1.640	1.645	1.640	1.660	1.650	1.650	1.640	1.650	1.640	1.650	1.645
A_Pattern_Length_1	1.645	1.640	1.650	1.640	1.655	1.650	1.650	1.645	1.645	1.640	1.650	1.645
A_Pattern_Length_2	1.660	1.650	1.665	1.655	1.675	1.665	1.665	1.655	1.665	1.655	1.665	1.660
IO_Clock	1.660	1.650	1.665	1.655	1.665	1.660	1.660	1.650	1.655	1.650	1.660	1.650
IO_Johnson	1.645	1.635	1.645	1.640	1.660	1.650	1.650	1.640	1.645	1.640	1.650	1.645
IO_Pattern_Length_0	1.655	1.650	1.660	1.650	1.670	1.660	1.660	1.650	1.660	1.650	1.665	1.660
IO_Pattern_Length_1	1.660	1.650	1.660	1.650	1.665	1.660	1.660	1.655	1.660	1.655	1.665	1.655
IO_Pattern_Length_2	1.645	1.635	1.650	1.640	1.655	1.645	1.645	1.640	1.645	1.635	1.645	1.640
oe	1.640	1.635	1.645	1.635	1.650	1.640	1.640	1.630	1.640	1.630	1.645	1.635
Reset_n	1.640	1.630	1.640	1.635	1.645	1.635	1.635	1.630	1.635	1.630	1.640	1.630
Set_n	1.650	1.645	1.655	1.650	1.660	1.650	1.650	1.645	1.650	1.645	1.655	1.645
ShiftFrequency_0	1.640	1.630	1.645	1.640	1.650	1.640	1.640	1.635	1.640	1.635	1.645	1.635
ShiftFrequency_1	1.640	1.630	1.645	1.635	1.650	1.645	1.640	1.635	1.640	1.630	1.645	1.635
TOG_n	1.640	1.635	1.645	1.635	1.650	1.645	1.645	1.635	1.640	1.630	1.645	1.635
zoom	1.650	1.640	1.655	1.650	1.660	1.655	1.650	1.645	1.650	1.640	1.660	1.650
zoom_sel_n_0	1.665	1.640	1.665	1.640	1.670	1.645	1.665	1.645	1.665	1.645	1.660	1.645
zoom_sel_n_1	1.665	1.640	1.665	1.640	1.670	1.645	1.665	1.645	1.665	1.645	1.665	1.645

## E. Output-Drive Voltage (VOL)

The pre-irradiation and post-annealing VOL are listed in Table 6. All pins show negligible changes after irradiation, and their post-annealing data are within the specification limits.

**Table 6 Pre-Irradiation and Post-Annealing Output-Drive VOL (mV)**

Pin\DUT	15654 (300 krad)		15660 (300 krad)		15720 (300 krad)		15740 (200 krad)		15743 (200 krad)		15746 (200 krad)	
	Pre-rad	Post-ann										
Array_Monitor	189	183	188	182	191	183	187	182	189	183	192	186
Array_out_0	181	173	181	173	182	173	178	171	182	175	184	176
delay_out_0	191	186	191	185	193	187	190	186	192	186	195	189
Global_Monitor	190	191	190	191	192	193	186	188	190	192	192	194
IO_Monitor	185	179	185	179	186	181	182	176	186	180	187	181
IO_Out_0	185	184	184	183	188	186	185	182	187	184	186	184
RAM_Monitor	193	188	192	188	194	189	192	187	193	188	196	191
RAM_out_0	189	183	187	180	190	184	187	181	191	184	190	186

## F. Output-Drive Voltage (VOH)

The pre-irradiation and post-annealing VOH are listed in Table 7. All pins show negligible changes after irradiation, and their post-annealing data are within the specification limits.


**Table 7 Pre-Irradiation and Post-Annealing Output-Drive VOH (mV)**

Pin\DUT	15654 (300 krad)		15660 (300 krad)		15720 (300 krad)		15740 (200 krad)		15743 (200 krad)		15746 (200 krad)	
	Pre-rad	Post-ann										
Array_Monitor	2722	2716	2723	2718	2723	2718	2723	2719	2720	2717	2720	2717
Array_out_0	2729	2725	2729	2726	2730	2726	2730	2728	2726	2724	2728	2726
delay_out_0	2724	2719	2725	2719	2725	2720	2723	2719	2722	2719	2722	2718
Global_Monitor	2721	2708	2722	2709	2722	2710	2724	2713	2719	2708	2720	2710
IO_Monitor	2725	2719	2726	2721	2726	2720	2726	2723	2723	2719	2723	2720
IO_Out_0	2724	2723	2726	2726	2726	2724	2725	2724	2723	2723	2724	2723
RAM_Monitor	2717	2711	2718	2713	2719	2712	2718	2713	2717	2712	2715	2711
RAM_out_0	2728	2723	2729	2725	2729	2724	2728	2725	2726	2723	2727	2725

## G. Propagation Delay

The propagation delay was measured in-situ, post-irradiation, and post-annealing. The irradiation was temporarily stopped at each total-dose increment of 100 krad for the measurement. Each measurement has a 2-minute wait after a DUT is removed from the chamber. The results are plotted in Figure 8, and listed in Table 8. As shown in Figure 8, the propagation delay initially decreases with the total dose, but the change is small throughout the irradiation. Referring to influx static current plots, a device probably heats up as the dose increases. The rising temperature could be the root cause of the increasing trend at high doses. The post-annealing data, on the other hand, show decreased delay in every case.

The radiation delta in every case is well within the 10% degradation criterion. User can take the worst case for the design-margin consideration.



**Figure 8 In-Situ Propagation Delay versus Total Dose**  
The measurement is performed outside the irradiation chamber.

**Table 8 Radiation-Induced Propagation-Delay Degradations**

	RTAX2000S D55A31 CQ256						
Delay (μs)							
	DUT	Total Dose	Pre-rad	100 krad	200 krad	300 krad	Post-ann
15654	15654	300 krad	1.24	-	-	1.29	1.23
	15660	300 krad	1.21	1.20	1.22	1.26	1.20
	15720	300 krad	1.24	1.23	1.25	1.30	1.22
	15740	200 krad	1.26	1.25	1.32	-	1.25
	15743	200 krad	1.25	1.24	1.29	-	1.24
	15746	200 krad	1.31	1.30	1.32	-	1.30
Radiation Δ (%)							
	DUT	Total Dose	Pre-rad	100 krad	200 krad	300 krad	Post-ann
15660	15654	300krad	-	-	-	4.03%	-0.81%
	15660	300krad	-	-0.83%	0.83%	4.13%	-0.83%
	15720	300krad	-	-0.81%	0.81%	4.84%	-1.61%
	15740	200krad	-	-0.79%	4.76%	-	-0.79%
	15743	200krad	-	-0.80%	3.20%	-	-0.80%
	15746	200krad	-	-0.76%	0.76%	-	-0.76%

## H. Transition Characteristics

Figure 9a to Figure 20b show the pre-irradiation and post-annealing transition edges. In each case, the radiation-induced transition-time degradation is insignificant.




Figure 9a DUT 15654 Pre-Irradiation Rising Edge




Figure 9b DUT 15654 Post-Annealing Rising Edge




Figure 10a DUT 15660 Pre-Irradiation Rising Edge




Figure 10b DUT 15660 Post-Annealing Rising Edge




Figure 11a DUT 15720 pre-radiation rising edge.




Figure 11b DUT 15720 Post-Annealing Rising Edge




Figure 12a DUT 15740 Pre-Irradiation Rising Edge




Figure 12b DUT 15740 Post-Annealing Rising Edge




Figure 13a DUT 15743 Pre-Irradiation Rising Edge




Figure 13b DUT 15743 Post-Annealing Rising Edge



Figure 14a DUT 15746 Pre-Irradiation Rising Edge




Figure 14b DUT 15746 Post-Annealing Rising Edge




Figure 15a DUT 15654 Pre-Radiation Falling Edge




Figure 15b DUT 15654 Post-Annealing Falling Edge




Figure 16a DUT 15660 Pre-Irradiation Falling Edge




Figure 16b DUT 15660 Post-Annealing Falling Edge




Figure 17a DUT 15720 Pre-Irradiation Falling Edge




Figure 17b DUT 15720 Post-Annealing Falling Edge




Figure 18a DUT 15740 Pre-Irradiation Falling Edge




Figure 18b DUT 15740 Post-Annealing Falling Edge




Figure 19a DUT 15743 Pre-Irradiation Falling Edge




Figure 19b DUT 15743 Post-Annealing Falling Edge



Figure 20a DUT 15746 Pre-Irradiation Falling Edge




Figure 20b DUT 15746 Post-Annealing Falling Edge

## Appendix A DUT Bias



Figure A1 I/O Bias During Irradiation





Figure A2 Power Supply, Ground and Special Pins Bias During Irradiation


## Appendix B DUT Design Schematics

### A. Design Blocks Overview


(The diagrams in the following pages schematically illustrate the main blocks of the design. The naming could be different to the final pins)




## B. Array Test Block



### C. Shift Enable Control




#### D. Pattern Generator




Pattern Type	Pattern Length	I/O ring State																Code Length	$\Delta$ Bits	Switching Rate										
0	000	1	0	$\Rightarrow$	0	1	$\nwarrow$											2	2	100.00%										
0	001	1	0	0	$\Rightarrow$	0	1	0	$\Rightarrow$	0	0	1	$\nwarrow$					3	2	66.67%										
0	010	One hot I/O at a time switching in entire I/O ring																#Bits+9	2	N/A										
0	011	1	0	0	0	0	$\Rightarrow$	0	1	0	0	$\Rightarrow$	0	0	1	0	$\Rightarrow$	0	0	0	1	$\nwarrow$								
0	100	1	0	0	0	0	0	$\Rightarrow$	0	1	0	0	$\Rightarrow$	0	0	1	0	$\Rightarrow$	0	0	0	0	$\nwarrow$							
0	101	1	0	0	0	0	0	$\Rightarrow$	0	1	0	0	0	$\Rightarrow$	0	0	0	$\Rightarrow$	0	0	0	1	0	$\Rightarrow$	0	0				
0	110	1	0	0	0	0	0	$\Rightarrow$	0	1	0	0	0	$\Rightarrow$	0	0	1	0	$\Rightarrow$	0	0	0	0	$\Rightarrow$	0	1	0			
0	111	1	0	0	0	0	0	$\Rightarrow$	0	1	0	0	0	$\Rightarrow$	0	0	1	0	$\Rightarrow$	0	0	0	1	0	$\Rightarrow$	0	0			
1	000	1	0	$\Rightarrow$	1	1	$\Rightarrow$	0	1	$\Rightarrow$	0	0	$\nwarrow$						2	1	50.00%									
1	001	1	0	0	$\Rightarrow$	1	1	0	$\Rightarrow$	1	1	1	$\Rightarrow$	0	1	1	$\Rightarrow$	0	0	0	$\nwarrow$									
1	010	Wave of 0's followed by wave of 1's																#Bits+9	1	N/A										
1	011	1	0	0	0	0	$\Rightarrow$	1	1	0	0	$\Rightarrow$	1	1	1	0	$\Rightarrow$	1	1	1	1	$\Rightarrow$	0	1	1	1	$\Rightarrow$			
1	100	1	0	0	0	0	$\Rightarrow$	1	1	0	0	$\Rightarrow$	1	1	1	0	$\Rightarrow$	1	1	1	1	$\Rightarrow$	1	1	1	1	$\Rightarrow$			
1	101	1	0	0	0	0	$\Rightarrow$	1	1	0	0	$\Rightarrow$	1	1	1	0	$\Rightarrow$	1	1	1	1	$\Rightarrow$	1	1	1	1	$\Rightarrow$			
1	110	1	0	0	0	0	0	$\Rightarrow$	1	1	0	0	$\Rightarrow$	1	1	1	0	$\Rightarrow$	1	1	1	1	$\Rightarrow$	1	1	1	0	$\Rightarrow$		
1	111	1	0	0	0	0	0	$\Rightarrow$	1	1	0	0	$\Rightarrow$	1	1	1	0	$\Rightarrow$	1	1	1	1	$\Rightarrow$	0	0	0	0	$\Rightarrow$	1	1


## E. I/O Test Block




## F. I/O Weave Structure




## G. RAM Test Block



## H. RAM 1x16384



## I. Delay Chains





**Microsemi Corporate Headquarters**  
2381 Morse Avenue, Irvine, CA 92614  
Phone: 949.221.7100 · Fax: 949.756.0308  
[www.microsemi.com](http://www.microsemi.com)

Microsemi Corporation (NASDAQ: MSCC) offers the industry's most comprehensive portfolio of semiconductor technology. Committed to solving the most critical system challenges, Microsemi's products include high-performance, high-reliability analog and RF devices, mixed signal integrated circuits, FPGAs and customizable SoCs, and complete subsystems. Microsemi serves leading system manufacturers around the world in the defense, security, aerospace, enterprise, commercial, and industrial markets. Learn more at [www.microsemi.com](http://www.microsemi.com).

---

© 2011 Microsemi Corporation. All rights reserved. Microsemi and the Microsemi logo are trademarks of Microsemi Corporation. All other trademarks and service marks are the property of their respective owners.