



Designer Migration from Timer to SmartTime

Introduction

Actel has introduced the SmartTime static timing analysis tool with the release of the Libero[®] Integrated Design Environment (IDE) and Designer v6.2 software tools. SmartTime enables you to run static timing analysis for the following families: SX-A/RTSX-S, eX, ProASIC[®], ProASIC^{PLUS®}, ProASIC3/E, and Axcelerator[®]/RTAX-S. In Libero IDE / Designer v6.1, Timer was the static timing analysis tool used for these families; however, Timer no longer works with these families. This application note describes the differences between Timer and SmartTime and migration from Timer to SmartTime.

The differences between Timer and SmartTime can be grouped into five categories:

- Timer vs. SmartTime GUI
 - External setup/hold (SmartTime) versus in-to-reg (Timer)
 - Clock to Output (SmartTime) versus reg-to-out (Timer)
 - Filters / User Sets (SmartTime) and set-of-paths (SmartTime, Timer)
- Timing analysis features
 - Explicit clocks (SmartTime) versus potential clocks (SmartTime, Timer)
 - Maximum delay constraint priority (SmartTime, Timer)
 - Maximum delay constraint on registers (SmartTime, Timer)
 - Inter-clocks domain (SmartTime, Timer)
 - Constraint conversion from Timer GUI to SmartTime
- SDC support
- DCF support
- TCL command

Timer vs. SmartTime GUI

Timer uses the same window for applying constraints and for doing timing analysis. The windows are arranged in tabs. SmartTime, however, provides multiple views for editing timing constraints and performing minimum or maximum timing analyses. In the SmartTime Constraints Editor under SmartTime, you can edit your timing requirements and timing exceptions using easy-to-use visual dialogs. The Timing Analysis View enables you to browse through the design's various clock domains to examine the timing paths and identify any violation of the timing requirements. Figure 1 and Figure 2 on page 2 show the default Timer and SmartTime GUI.

File Edit View Tool Help
Select Clock -> CLKA
Summary Clocks Paths Dreaks
CLKA Frequency 50 75 100 50 100 100 100 100 100 100
Required: MHz Kapand Maximum Dolay in the CLKA domain between all Actual(ns) Required (ns)
Input Ports to Registers: 8.18 Registers to Output Ports: Input Ports to Output Ports:
Set

Figure 1 • Timer GUI

SmartTime [TUP]								X
File Edit View Actions Too	ls Window Help							
	K 1921 🗦	🖌 🐵 🛪 R	չ 📝 հո	tin 🐝 🐎 🎘	(m			
Constraints Editor								
Constraints Editor	Exertan Cla	ak Course Deried (r	Eroguoper (dia Dutomolo (iii)	First Edge Offest (pc)	town	1	
Constraints Requirements T Elock Y Input Delay C Output Delay T Multicycle T Multicycle Y False Path	Syntax Clo	ck Source Period (r	is) Frequency (f	ditz) Dutycycle (%)	First Frige Offset (ns,) Waveform File Comment:	9	
Minimum Delay Analysis	; Vicw		_	_				_ _ X
	Design: TOP	Operating Co	andition: Worst					<u> </u>
80	Family: pros	asic0						
min	Die: A3P Package: 100	125 Voltage: VOEP Temperature	COM					
E-Ø <mark>l Summary</mark> ⊕-@) CLK2 ⊕-@) CLK4	Design State: Post	t-Layout Speed Grade	e: -2					
⊕-@0 CLK3	Clock Details:							
E-X Pin to Pin	Name Period (ne	e) Frequency (MHz)	External Setup	(ne) External Hold (i	ne) Max Clock to Out	(ne) Min Clock to Out (ne)		
	CLK2 N/A	N/A	0.407	0.800	6.603	4.985		
	CLK4 N/A	N/A	1.248	-0.399	5.245 N/A	4.027 N/A		
ļ	CL K1 1 209	877 130	n 494	0.020	N/A	NIΔ		_
Maximum Delay Analysi	s View							_ 🗆 ×
MAX H- (3) Summary (R- (22) CL(2)	Design: TOP Family: pros Dic: A3P Package: 100 Design State: Post	Operating Co asic3 M25 Voltogo: VGFP Temperature I-Layout Speed Grad	COM COM e: COM e: -2					<u>*</u>
i @ CLK4 ia-@ CLK3 ia-@ CLK1	Clock Details:	a) [[]	Enternal Cature	(n n) Estanal Hald (a) Mar Clask & Ord			
🗉 🏹 Pin to Pin		N/A	0.407	0.800	6.603	4.985		
	CLK4 N/A	N/A.	1.248	-0.399	6.245	4.027		
	CLK3 N/A	N/A	0.666	0.023	N/A	N/A		
,	CL K1 1 209	807 130	0.494	0.040	NI/A	N/A		_
Ready								Volt: COM Temp: COM Speed: -2

Figure 2 • SmartTime GUI

As you can see, the GUI has been completely redesigned in SmartTime. The titles of some of the default paths set in Timer have been changed to make it more meaningful for timing analysis. These GUI changes are described in the following sections.

External Setup/Hold (SmartTime) Versus Input to Register (Timer)

Timer shows input to register as a default path set. This includes the delay from the input pad to the input pin of the register. It does not take setup and clock insertion delay into account. Also, these paths are sorted by the input to register delay and not by the external setup/hold value. This is true for maximum and minimum delay analysis. Figure 3 shows the input to register path set.

AN TO	n k Timer											
OIU	P* - Timer											
File	Edit View Tool Help											
5												
Selec	Select Clock => CLK3											
Sun	nmary Clocks Paths	Breaks										
Set	From	То	Actual	Max Delay	/ Slack	ld						
1	All Inputs	All Registers / CLK3	2.33	2.50	0.17	DEL7						
2	All Registers / CLK3	All Registers / CLK3	1.35									
3	All Registers / CLK3	All Outputs	5.09									
4	All Inputs	All Outputs	6.15									
Patt	All Inputs	All Registers		Actual	MayDelar	▲ Slac	k Id					
		FEED	CLNJ	2.22	D SO							
	DATAZ	FF4.D		2.33	2.50	U.						
<u></u>		FF4:D		1.61	2.50	U.	89 DEL7					
3	_ськз	FF5:CLK		1.61								
4	CLK3	FF4:CLK		1.55								

Figure 3 • Inputs to Registers Path Set in Timer

SmartTime uses the external setup/hold domain browser to show paths in the same predefined set. The external setup uses the delay from input to register, clock insertion delay, and register setup time. EQ 1 shows the formula used to calculate the external setup.

```
External setup = input to register + setup - clock insertion delay
```

EQ 1

The same formula applies to external hold. The paths are arranged using the external setup/hold delay value. The paths may be sorted differently in SmartTime than in Timer. Figure 4 shows the external setup domain browser in SmartTime.



Figure 4 • External Setup Domain Browser in SmartTime

Clock to Output (SmartTime) Versus Register to Output (Timer)

The register to output set is shown as a default path set in Timer. This includes the delay from the clock pin of the register to the output port. Figure 5 shows the register to output path set. These paths are sorted by the actual delay, not taking into account the clock insertion delay from the clock port to the clock pin of the register.

б то	P*-Timer						
ile	Edit View Tool Help						
6	┣ ━ + E - 0	Ex 🞒 🔂 X 🛛	K				
Selec	t Clock => CLK1		-				
Sun	nmary Clocks Paths	Breaks	1				
Set	From	То	Actual	Max Delay	y Slack	ld	
1	All Inputs	All Registers / CLK1	2.22	-		8	
2	All Registers / CLK1	All Registers / CLK1	0.74	-			
3	All Registers / CLK1	All Outputs	6.25				
4	All Inputs	All Outputs	6.15				
Path	n All Registers / CL	K1 All Out	tputs	Actual	MaxDelay	Slack	k lo
1	\$1139/RAMBLOCK0:CLK	A DATAOUTRAM	<3>	6.25			
2	\$1139/RAMBLOCK0:CLK	A DATAOUTRAM	<2>	6.16			
3	\$1139/RAMBLOCK0:CLK	A DATAOUTRAM	<0>	6.08			
4	\$1139/RAMBLOCK0:CLK	A DATAOUTRAM	<1>	5.91			

Figure 5 • Registers to Outputs Path Set in Timer

SmartTime shows the same paths under Clock to Output in the Domain Browser (Figure 6). This includes the delay from the clock source through the clk pin of the register to the output port. So, the paths may be sorted differently in SmartTime than Timer.

🕒 SmartTime [TOP] - [Maximu	n Delay	Analysis ¥iew]						
≽ File Edit View Actions Too	ls Wind	low Help						
	20) 🔀 🚳 🏹 🤅	8 📝 🐜 🖏	a 🔊 🏷	M			
	From	*		То	*			
MAX					А	pply Filter	Store Fil	ter Res
⊡ – 🖏 Summary								
Begister to Begister		Source Pin	Sink Pin	Delay	▲ Slack	Arrival	Required	Clock to
Eutomal Calum				(ns)	(us)	(iis)	(115)	Out (ns)
External Setup	1	FF3:CLK	OUT2	(ns) 5.009	(an)	(IIS) 6.316	(iis)	Out (ns) 6.316
External Setup	<mark>1</mark> 2	FF3:CLK \$1139/RAMBLOCK0:CLKA	OUT2 DATAOUTRAM(3)	(ns) 5.009 6.341	(iis)	6.316 8.208	(iis)	Out (ns) 6.316 8.208
External Setup Clock to Output	<mark>1</mark> 2 3	FF3:CLK \$1139/RAMBLOCK0:CLKA \$1139/RAMBLOCK0:CLKA	OUT2 DATAOUTRAM(3) DATAOUTRAM(2)	6.341 6.256	(IIS)	6.316 8.208 8.123	(iis)	Clock to Out (ns) 6.316 8.208 8.123
Clock to Output	<mark>1</mark> 2 3 4	FF3:CLK \$1139/RAMBLOCK0:CLKA \$1139/RAMBLOCK0:CLKA \$1139/RAMBLOCK0:CLKA	OUT2 DATAOUTRAM(3) DATAOUTRAM(2) DATAOUTRAM(0)	6.341 6.256 6.168	(IIS)	6.316 8.208 8.123 8.035	(15)	Clock to Out (ns) 6.316 8.208 8.123 8.035

Figure 6 • Clock to Output Domain Browser in SmartTime

Filters / User Sets (SmartTime) and Add Set (SmartTime, Timer)

In Timer, you can add custom path sets using the Add Set dialog box. You can add the path set in SmartTime using the Add Path Analysis Set dialog box. If you already have a custom path set in Timer, it will be added under User Sets in SmartTime as shown in Figure 7.



Figure 7 • Added Path Set in SmartTime

SmartTime has a new feature called Filters that represents an efficient way to add User Sets. You can create a filtered list on the source and sink pin names. You can save these filters one level below the set under which they have been created.

Timing Analysis Features

SmartTime includes a combination of advanced analysis features and compatibility with industry-standard formats and workflows. There are some differences in the Timing analysis feature between SmartTime and Timer. They are explained below.

Explicit Clocks (SmartTime) Versus Potential Clocks (SmartTime, Timer)

In SmartTime, timing paths are organized by clock domains. Timer shows, by default, all clocks in the Domain Browser. SmartTime only shows the explicit clocks by default. Explicit clocks are pins or ports connected to the clock pin of one or more sequential components, where each clock is one of the following:

- The output of a PLL
- An input port that is not gated between the source and the clock pins it drives
- The output pin of a sequential element that is not gated between the source and the clock pins it drives
- Any pin or port on which a clock constraint was specified

Designer Migration from Timer to SmartTime

Note that you can add other clock domains if needed, as shown in Figure 8. For details on how to add a clock domain, refer to the SmartTime online help.

MAX	Manage Clock Domains			
Image: Summary Image: Second Secon	Available clock domains:	Add -> < Remove New Clock	Show the cloc	k domains in this order: Choose the Clock Source Pin Select a pin: Clk clk_pad/U0/U0:PAD clk_pad/U0/U0:Y clk_pad/U0/U1:A clk_pad/U0/U1:Y
×	Help		Мот ОК	Filter available pins: Type: Clock Network Filter: * Filter Help OK Cancel

Figure 8 • Adding a Clock Domain in SmartTime

Maximum Delay Constraint Priority (Timer vs. SmartTime)

In the presence of a conflict between a clock constraint and a maximum delay constraint, Timer uses the tightest requirement between the two. In SmartTime, a maximum delay is seen as an exception to the clock constraint and will systematically overwrite the latter. Therefore, a maximum delay constraint always has a higher priority than the clock constraint. The slack report may be different in SmartTime than in Timer when opening an existing design with both maximum delay and clock constraints.

Maximum Delay Constraint on Registers (Timer vs. SmartTime)

Timer uses the maximum delay constraint as a timing budget from the source pin to the sink pin of the constraint. However, in SmartTime the same maximum delay constraint on a path that involves registers will automatically take into account the setup and the clock skew during calculation for the timing budget. Therefore, in SmartTime a maximum delay constraint between all registers is equivalent to a clock constraint and a maximum delay constraint between the input and a register is equivalent to an external setup constraint. This may cause SmartTime to behave differently than Timer.

Inter-Clock Domain (Timer vs. SmartTime)

Timer does not support inter-clock domain analysis. You can add max delay on registers between two clock domains to analyze those paths. SmartTime allows the inter-clock domain analysis by setting a specific option. Actel recommends that you remove these Max Delay constraints emulating the inter-clock domain and use the built-in inter-clock domain, if activated in SmartTime. Choose **Options** from the **Tools** menu and check **Include inter-clock domains in calculations for timing analysis**. The inter-clock domain in SmartTime, if activated, will use the clock constraints for analysis (Figure 9).



Figure 9 • Inter-Clock Domain Analysis

	_					_			
	From	n 「			то				
MAX						Appl	y Filter	Store Filter	Reset
Summary		Source Pin	Sink	Pin	Delay (ns) *	Slack	(ns) Arriva	I (ns) Requi	ired (ns) S
Register to Register	1	reg1/U0:CLK	reg4/U0:D		2.262	-0	496	5.310	4.814
External Setup		Pin Name	Туре	Net Name	Cell Name	Op	Delay (ns)	Total (ns)	anout Edg
ciki to ciki	1 2	From: reg1/U0:Cl To: reg4/U0:D	ĹK.						6
Register to Register	3	data required time						4,814	
External Setup	4	data arrival time				-	1	5.310	
Clock to Output clik2 to clk1 8 X Pin to Pin	5	slack						-0.496	
	6	Data arrival time	calculation						
Input to Output		LCIK1					0.000	0.000	
- Pi User Sets	8	reg1/U0:CLK	CIOCK INCOMEN				3.040	3.048	r
	9	reg1/U0:Q	cell		ADUB DFEG	+	0.673	3.721	1 r
	10	a2_1:A	net	83		+	0.106	3.827	r
	11	a2_1:Y	cell	1	ADLIB:AND2	+	0.641	4.468	2 1
	12	a2_2:B	net	\$5	and the second s	+	0.106	4.574	r
	13	a2_2:Y	cell		ADLIB: AND2	+	0.630	5.204	1 r
	14	reg4/U0:D	net	s6		+	0.106	5.310	r
	15	data arrival time					18 - E	5.310	
	16	Data required tin	ne calculation						
		Ick2	Clock Constraint				2.000	2.000	
	18	reg4/U0:CEK	CIOCK INCOME	-			3.040	5.048	r
	19	reg4/U0:D	Library setup		ADLIB:DFEG	-	0.234	4.814	
	00	date or solar dates				-		4.044	

Figure 10 • Inter-Clock Domain Analysis Using SmartTime

Constraint Conversion from Timer GUI to SmartTime

You can apply constraints using the Timer GUI. When you open an existing design in SmartTime, the constraint already applied using Timer will be converted. The following sub-sections will describe how some of the constraints applied to Timer will be converted in SmartTime.

Summary Tab

If you apply a clock constraint in the Summary tab of Timer, it will be transferred to a clock constraint in SmartTime with the default duty cycle and offset. You can view this constraint in the SmartTime Constraints Editor and modify the constraint if needed. The Input Ports to Registers, Register to Output Ports, and the Input Ports to Output Ports constraint applied in the Summary tab of Timer will be transferred to the Max Delay constraint. Figure 11 shows a 2.50 ns constraint applied to Input Ports to Registers for the CLK3 domain, and Figure 12 shows the constraint will be converted to the equivalent set_max_delay SDC constraint in SmartTime.



Figure 11 • Constraints in Timer Constraint Editor



Figure 12 • Conversion of Max Delay Constraint

Clock Exception

In Timer, clock exceptions are terminals in a synchronous network that should be excluded from the specified clock analysis (Figure 13). If you apply a clock exception for a pin using Timer during the conversion, the SmartTime Timing Analyzer translates this constraint to the set_multicycle_path SDC command with a path multiplier of 100 (Figure 14).



Figure 13 • Clock Exception in Timer

SmartTime [TOP] - [Cons	straint	s Edit	or]			
😲 File Edit View Actions	Tools	Wind	dow Help			
	XE	2	i 🔀 👳	X Q		🖸 🕅 🕅
Constraints		Synt	From	Through	То	No. of Cycles
Requirements	1	8	[get_clocks { CLK3 }]		FF5:D	100.000
Clock						
🕂 🔨 Input Delay						
🔤 💎 Output Delay						
Exceptions						
🕂 🔨 Max Delay						
* Multicycle						
False Path						

Figure 14 • Clock Exception Converted as Multicycle in SmartTime

Global Stops

In Timer, a global stop is a defined intermediate point in a network that forces all paths through the defined point to be "don't care" paths regardless of any constraint assignment. The SmartTime Timing Analyzer tool translates this constraint to the set_false_path SDC constraint.

Global Pass

In Timer, setting a pass pin on a module pin enables you to see a path through individual pins that do not normally allow a view. This was used to compute Clock to Output on the design, starting from the clock port to an output port. The SmartTime Timing Analyzer tool ignores this constraint because it is not needed. You can obtain the same information directly from the predefined set Clock to Output.

SDC

SmartTime supports all the SDC constraints supported by Timer. In addition, it supports some new SDC constraints. Refer to the SmartTime online help or Libero IDE online help for details.

DCF

SmartTime supports the DCF file format for the antifuse families SX-A, eX, and RTSX-S/RTSX-SU. Even though DCF is supported in SX-A, eX, and RTSX-S/RTSX-SU, Actel recommends that you use SDC in SmartTime for all your timing constraints.

Tcl

SmartTime supports most of the clock constraints supported by Timer. Refer to the SmartTime online help for more details. Actel strongly recommends the use of SDC commands to apply timing constraints wherever applicable.

TDPR and Timing Constraints for SX-A, eX, and RTSX-S/RTSX-SU

SmartTime will support all documented constraints for analysis. Like Timer, only clock, maximum delay, and false paths are supported by TDPR for SX-A, eX, and RTSX-S/RTSX-SU. For better interaction with TDPR, you may need to convert some of the SDC constraints not supported by TDPR to max delay constraints. You can create a set_input_delay SDC constraint for analyzing the external setup. However, this constraint will not be passed to Layout and you may not achieve the desired result. To work around the problem, you can create an equivalent Max Delay constraint, and Layout will honor that constraint.

Conclusion

SmartTime is a gate-level static timing analysis tool with powerful capabilities, fully integrated within the Actel software solution. SmartTime is an easy-to-use tool, which includes a combination of advanced analysis features and compatibility with industry-standard formats and workflows. SmartTime is very useful, very reliable, and provides a larger number of work-saving features compared to Timer.

Actel and the Actel logo are registered trademarks of Actel Corporation. All other trademarks are the property of their owners.



www.actel.com

Actel Corporation

Actel Europe Ltd.

2061 Stierlin Court Mountain View, CA 94043-4655 USA **Phone** 650.318.4200 **Fax** 650.318.4600 Dunlop House, Riverside Way Camberley, Surrey GU15 3YL United Kingdom **Phone** +44 (0) 1276 401 450 **Fax** +44 (0) 1276 401 490 Actel Japan www.jp.actel.com EXOS Ebisu Bldg. 4F 1-24-14 Ebisu Shibuya-ku Tokyo 150 Japan Phone +81.03.3445.7671 Fax +81.03.3445.7668

Actel Hong Kong www.actel.com.cn

Suite 2114, Two Pacific Place 88 Queensway, Admiralty Hong Kong **Phone** +852 2185 6460 **Fax** +852 2185 6488