

## 2Gb NAND FLASH (x16) / 1Gb LPDDR (x32)

### FEATURES

- Package:
  - 152 Plastic Ball Grid Array (PBGA), 14 x 14 mm
  - 0.65 mm pitch
- Micron<sup>®</sup> NAND Flash and LPDDR components
- RoHS-compliant, “green” package
- Separate NAND Flash and LPDDR interfaces
- Space-saving multichip package/package-on-package combination
- Low-voltage operation (1.8V)
- Commercial and industrial temperature ranges
- Same footprint as Micron MT29C2G24MAKLA-XIT

### NAND Flash-Specific Features

#### Organization

- Page size
  - x16: 1056 words (1024 + 32 words)
- Block size: 64 pages (128K + 4K bytes)

### Mobile LPDDR-Specific Features

- No external voltage reference required
- No minimum clock rate requirement
- 1.8V LVCMOS-compatible inputs
- Programmable burst lengths
- Partial-array self refresh (PASR)
- Deep power-down (DPD) mode
- Status read register (SRR)
- Selectable output drive strength

\* This product is under development, is not qualified or characterized and is subject to change without notice.

Micron<sup>®</sup> is a registered trademark of Micron Technology, Inc.

#### NOTES:

1. Throughout this data sheet, various figures and text refer to DQs as “DQ.” DQ should be interpreted as any and all DQ collectively, unless specifically stated otherwise. Additionally, the x16 is divided into 2 bytes: the lower byte and the upper byte. For the lower byte (DQ[7:0]), DM refers to LDM and DQS refers to LDQS. For the upper byte (DQ[15:8]), DM refers to UDM and DQS refers to UDQS. The x32 is divided into 4 bytes. For DQ[7:0], DM refers to DM0 and DQS refers to DQS0. For DQ[15:8], DM refers to DM1 and DQS refers to DQS1. For DQ[23:16], DM refers to DM2 and DQS refers to DQS2. For DQ[31:24], DM refers to DM3 and DQS refers to DQS3.
2. Complete functionality is described throughout the document; any page or diagram may have been simplified to convey a topic and may not be inclusive of all requirements.
3. Any specific requirement takes precedence over a general statement.

### GENERAL DESCRIPTION

Microsemi package-on-package (PoP) MCP products combine NAND Flash and Mobile LPDRAM devices in a single MCP. These products target mobile applications with low-power, high-performance, and minimal package-footprint design requirements.

The NAND Flash and Mobile LPDRAM devices are packaged with separate interfaces (no shared address, control, data, or power balls). This bus architecture supports an optimized interface to processors with separate NAND Flash and Mobile LPDRAM buses. The NAND Flash and Mobile LPDRAM devices have separate core power connections and share a common ground (that is,  $V_{SS}$  is tied together on the two devices).

The bus architecture of this device also supports separate NAND Flash and Mobile LPDRAM functionality without concern for device interaction.

Microsemi NAND Flash devices include an asynchronous data interface for high-performance I/O operations. These devices use a highly multiplexed 8-bit bus (I/Ox) to transfer commands, address, and data. There are five control signals used to implement the asynchronous data interface: CE#, CLE, ALE, WE#, and RE#. Additional signals control hardware write protection and monitor device status (R/B#).


This hardware interface creates a low pin-count device with a standard pinout that remains the same from one density to another, enabling future upgrades to higher densities with no board redesign.


A target is the unit of memory accessed by a chip enable signal. A target contains one or more NAND Flash die. A NAND Flash die is the minimum unit that can independently execute commands and report status. A NAND Flash die, in the ONFI specification, is referred to as a logical unit (LUN). There is at least one NAND Flash die per chip enable signal.

This device has an internal 4-bit ECC that can be enabled using the GET/SET features. See Internal ECC and Spare Area Mapping for ECC for more information.

The 1Gb Mobile low-power DDR SDRAM is a high-speed CMOS, dynamic random-access memory containing 1,073,741,824. It is internally configured as a quad-bank DRAM. Each of the x32's 268M-bit banks is organized as 8,192 rows by 1024 columns by 32 bits. In the reduced page-size (LG) option, each of the x32's 268M-bit banks is organized as 16,384 rows by 512 columns by 32 bits.

**For a more detailed data  
sheet on operations and  
specifications; contact factory.**

**FIGURE 1 – PIN CONFIGURATION**
**TOP VIEW**


**FIGURE 2 – 152-BALL (SINGLE LPDDR) FUNCTIONAL BLOCK DIAGRAM**


## ELECTRICAL SPECIFICATIONS

**TABLE 1 – ABSOLUTE MAXIMUM RATINGS**

Parameters/Conditions	Symbol	Min	Max	Unit
V <sub>CC</sub> , V <sub>DD</sub> , V <sub>DDQ</sub> supply voltage relative to V <sub>SS</sub>	V <sub>CC</sub> , V <sub>DD</sub> , V <sub>DDQ</sub>	-1.0	2.4	V
Voltage on any pin relative to V <sub>SS</sub>	V <sub>IN</sub>	-0.5	2.4 or (supply voltage <sup>1</sup> + 0.3V), whichever is less	V
Storage temperature range	—	-40	+125	°C

Note: 1. Supply voltage references V<sub>CC</sub>, V<sub>DD</sub>, or V<sub>DDQ</sub>.

Stresses greater than those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other conditions above those indicated in the operational

sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

**TABLE 2 – RECOMMENDED OPERATING CONDITIONS**

Parameters	Symbol	Min	Typ	Max	Unit
Supply voltage	V <sub>CC</sub> , V <sub>DD</sub>	1.70	1.80	1.95	V
I/O supply voltage	V <sub>DDQ</sub>	1.70	1.80	1.95	V
Operating temperature range	—	-40	—	+85	°C

**TABLE 3 – x16 NAND BALL DESCRIPTIONS**

Symbol	Type	Description
ALE	Input	Address latch enable: When ALE is HIGH, addresses can be transferred to the on-chip address register.
CE0#	Input	Chip enable: Gates transfers between the host system and the NAND device.
CLE	Input	Command latch enable: When CLE is HIGH, commands can be transferred to the on-chip command register.
LOCK	Input	When LOCK is HIGH during power-up, the BLOCK LOCK function is enabled. To disable BLOCK LOCK, connect LOCK to V <sub>SS</sub> during power-up, or leave it unconnected (internal pull-down).
RE#	Input	Read enable: Gates information from the NAND device to the host system.
FWE#	Input	Write enable: Gates information from the host system to the NAND device.
WP#	Input	Write protect: Driving WP# LOW blocks ERASE and PROGRAM operations.
I/O[15:0]	Input/output	Data inputs/outputs: The bidirectional I/Os transfer address, data, and instruction information. Data is output only during READ operations; at other times the I/Os are inputs.
R/B#	Output	Ready/busy: Open-drain, active-LOW output that indicates when an internal operation is in progress.
V <sub>CC</sub>	Supply	V <sub>CC</sub> : NAND power supply.

**TABLE 4 – x32 LPDDR BALL DESCRIPTIONS**

Symbol	Type	Description
A[12:0]	Input	Address inputs: Specifies the row or column address. Also used to load the mode registers. The maximum LPDDR address is determined by density and configuration.
BA0, BA1	Input	Bank address inputs: Specifies one of the 4 banks.
CAS#	Input	Column select: Specifies which command to execute.
CK, CK#	Input	CK is the system clock. CK and CK# are differential clock inputs. All address and control signals are sampled and referenced on the crossing of the rising edge of CK with the falling edge of CK#.
CKE0	Input	Clock enable: CKE0 is used for a single LPDDR product.
CS0#	Input	Chip select: CS0# is used for a single LPDDR product.
DM[3:0]	Input	Data mask: Determines which bytes are written during WRITE operations.
RAS#	Input	Row select: Specifies the command to execute.
DWE#	Input	Write enable: Specifies the command to execute.
DQ[31:0]	Input/output	Data bus: Data inputs/outputs.
DQS[3:0]	Input/output	Data strobe: Coordinates READ/WRITE transfers of data; one DQS per DQ byte.
TQ	Output	Temperature sensor output: TQ HIGH when LPDDR T <sub>J</sub> exceeds 85°C.
V <sub>DD</sub>	Supply	V <sub>DD</sub> : LPDDR power supply.
V <sub>DDQ</sub>	Supply	V <sub>DDQ</sub> : LPDDR I/O power supply.
V <sub>SSQ</sub>	Supply	V <sub>SSQ</sub> : LPDDR I/O ground.

**TABLE 3 – NON-DEVICE-SPECIFIC DESCRIPTIONS**

Symbol	Type	Description
V <sub>SS</sub>	Supply	V <sub>SS</sub> : Shared ground.
DNU	—	Do not use
NC	—	No connect: Not internally connected.
RFU <sup>1</sup>	—	Reserved for future use.

Note: 1. Balls marked RFU may or may not be connected internally. These balls should not be used. Contact factory for details.

## 2Gb: x16 NAND FLASH MEMORY – 1.8V

### FEATURES

- Open NAND Flash Interface (ONFI) 1.0-compliant<sup>1</sup>
- Single-level cell (SLC) technology
- Organization
  - Page size x16: 1056 words (1024 + 32 words)
  - Block size: 64 pages (128K + 4K bytes)
  - Device size: 2Gb: 2048 blocks
- Asynchronous I/O performance
  - $t_{RC}/t_{WC}$ : 35ns
- Array performance
  - Read page: 25 $\mu$ s
  - Program page: 300 $\mu$ s (TYP)
  - Erase block: 500 $\mu$ s (TYP)
- Command set: ONFI NAND Flash Protocol
- Advanced command set
  - Program cache
  - Read cache sequential
  - Read cache random
  - One-time programmable (OTP) mode
  - Programmable drive strength
  - Interleaved die (LUN) operations
  - Read unique ID
  - Block lock
  - Internal data move
- Operation status byte provides software method for detecting
  - Operation completion
  - Pass/fail condition
  - Write-protect status
- Internal data move operations supported within the device from which data is read
- Ready/Busy# (R/B#) signal provides a hardware method of detecting operation completion
- WP# signal: Write protect entire device
- First blocks (block address 00h) is valid when shipped from factory with ECC; for minimum required ECC, see Error Management
- RESET (FFh) required as first command after power-on
- Quality and reliability
  - Data retention: 10 years
- Endurance: 100,000 program/erase cycles
- Operating voltage range
  - $V_{CC}$ : 1.7–1.95V
- Operating temperature
  - Commercial: 0°C to +70°C
  - Industrial (IT): –40°C to +85°C

#### NOTES:

1. The ONFI 1.0 specification is available at [www.onfi.org](http://www.onfi.org).

## NAND FLASH ELECTRICAL SPECIFICATIONS

Stresses greater than those listed can cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other conditions above those indicated

in the operational sections of this specification is not guaranteed. Exposure to absolute maximum rating conditions for extended periods can affect reliability.

**TABLE 6 – ABSOLUTE MAXIMUM RATINGS**

Voltage on any pin relative to V<sub>SS</sub>

Parameter/Condition	Symbol	Min	Max	Unit
Voltage Input	V <sub>IN</sub>	–0.6	+2.4	V
V <sub>CC</sub> supply voltage	V <sub>CC</sub>	–0.6	+2.4	V
Storage temperature	T <sub>STG</sub>	–65	+150	°C
Short circuit output current, I/Os	–	–	5	mA

**TABLE 7 – RECOMMENDED OPERATING CONDITIONS**

Parameter/Condition		Symbol	Min	Typ	Max	Unit
Operating temperature	Commercial	T <sub>A</sub>	0	–	+70	°C
	Industrial		–40	–	+85	°C
V <sub>CC</sub> supply voltage		V <sub>CC</sub>	1.65	1.8	1.95	V
Ground supply voltage		V <sub>SS</sub>	0	0	0	V

**TABLE 8 – VALID BLOCKS**

Parameter	Symbol	Device	Min	Max	Unit	Notes
Valid block number	NVB	2G	2008	2048	blocks	1, 2

**NOTES:**

- Invalid blocks are blocks that contain one or more bad bits. The device may contain bad blocks upon shipment. Additional bad blocks may develop over time; however, the total number of available blocks will not drop below NVB during the endurance life of the device. Do not erase or program blocks marked invalid by the factory.
- Block 00h (the first block) is guaranteed to be valid with ECC when shipped from the factory.

**TABLE 9 – CAPACITANCE**

Description	Symbol	Max	Unit	Notes
Input capacitance	C <sub>IN</sub>	10	pF	1, 2
Input/output capacitance (I/O)	C <sub>IO</sub>	10	pF	1, 2

**NOTES:**

- These parameters are verified in device characterization and are not tested.
- Test conditions: TC = 25°C; f = 1 MHz; V<sub>IN</sub> = 0V.

**TABLE 10 – TEST CONDITIONS**

Parameter	Device	Value	Notes
Input pulse levels	2G	0.0V to V <sub>CC</sub>	
Input rise and fall times		5ns	
Input and output timing levels		V <sub>CC</sub> /2	
Output load		1 TTL GATE and CL = 30pF	1

**NOTE:**

- Verified in device characterization, not tested.

## NAND FLASH ELECTRICAL SPECIFICATIONS – AC CHARACTERISTICS AND OPERATING CONDITIONS

**TABLE 11 – AC CHARACTERISTICS: COMMAND, DATA, AND ADDRESS INPUT**

Parameter	Symbol	Min	Max	Unit	Notes
ALE to data start	t <sub>ADL</sub>	100	–	ns	1
ALE hold time	t <sub>ALH</sub>	4	–	ns	
ALE setup time	t <sub>ALS</sub>	15	–	ns	
CE# hold time	t <sub>CH</sub>	4	–	ns	
CLE hold time	t <sub>CLH</sub>	5	–	ns	
CLE setup time	t <sub>CLS</sub>	15	–	ns	
CE# setup time	t <sub>CS</sub>	24	–	ns	
Data hold time	t <sub>DH</sub>	4	–	ns	
Data setup time	t <sub>DS</sub>	15	–	ns	
WRITE cycle time	t <sub>WC</sub>	35	–	ns	
WE# pulse width HIGH	t <sub>WH</sub>	15	–	ns	
WE# pulse width	t <sub>WP</sub>	17	–	ns	
WP# setup time	t <sub>WW</sub>	100	–	ns	

NOTE:

1. Timing for t<sub>ADL</sub> begins in the address cycle on the final rising edge of WE# and ends with the first rising edge of WE# for data input.

**TABLE 12 – AC CHARACTERISTICS: NORMAL OPERATION**

Note 1 applies to all

Parameter	Symbol	Min	Max	Unit	Notes
ALE to RE# delay	t <sub>AR</sub>	10	–	ns	
CE# access time	t <sub>CEA</sub>	–	30	ns	
CE# HIGH to output High-Z	t <sub>CHZ</sub>	–	45	ns	2
CLE to RE# delay	t <sub>CLR</sub>	10	–	ns	
CE# HIGH to output hold	t <sub>COH</sub>	15	–	ns	
Output High-Z to RE# LOW	t <sub>IR</sub>	0	–	ns	
READ cycle time	t <sub>RC</sub>	35	–	ns	
RE# access time	t <sub>REA</sub>	–	24	ns	
RE# HIGH hold time	t <sub>REH</sub>	15	–	ns	
RE# HIGH to output hold	t <sub>RHOH</sub>	15	–	ns	
RE# HIGH to WE# LOW	t <sub>RHW</sub>	100	–	ns	
RE# HIGH to output High-Z	t <sub>RHZ</sub>	–	100	ns	2
RE# LOW to output hold	t <sub>RLOH</sub>	0	–	ns	
RE# pulse width	t <sub>RP</sub>	17	–	ns	
Ready to RE# LOW	t <sub>RR</sub>	20	–	ns	
Reset time (READ/PROGRAM/ERASE)	t <sub>RST</sub>	–	5/10/500	μs	3
WE# HIGH to busy	t <sub>WB</sub>	–	100	ns	4
WE# HIGH to RE# LOW	t <sub>WHR</sub>	80	–	ns	

NOTES:

1. AC characteristics may need to be relaxed if I/O drive strength is not set to full.
2. Transition is measured ±200mV from steady-state voltage with load. This parameter is not tested.
3. The first time the RESET (FFh) command is issued while the device is idle, the device will be busy for a maximum of 1ms. Thereafter, the device will be busy for maximum 5μs.
4. Do not issue a new command during t<sub>WB</sub>, even if R/B# is ready.

## NAND FLASH ELECTRICAL SPECIFICATIONS – DC CHARACTERISTICS AND OPERATING CONDITIONS (cont'd)

**TABLE 12 – DC CHARACTERISTICS AND OPERATING CONDITIONS**

Parameter	Conditions	Symbol	Min	Typ	Max	Unit	Notes
Sequential READ current	$t_{RC} = t_{RC(MIN)}$ ; $CE\# = V_{IL}$ ; $I_{OUT} = 0mA$	$I_{CC1}$	–	10	20	mA	
PROGRAM current	–	$I_{CC2}$	–	10	20	mA	
ERASE current	–	$I_{CC3}$	–	10	20	mA	
Standby current (TTL)	$CE\# = V_{IH}$ ; $LOCK = WP\# = 0V/V_{CC}$	$I_{SB1}$	–	–	1	mA	
Standby current (CMOS)	$CE\# = V_{CC} - 0.2V$ ; $LOCK = WP\# = 0V/V_{CC}$	$I_{SB2}$	–	10	50	$\mu A$	
Staggered power-up current	Rise time = 1ms Line capacitance = 0.1 $\mu F$	$I_{ST}$	–	–	10 per die	mA	1
Input leakage current	$V_{IN} = 0V$ to $V_{CC}$	$I_{LI}$	–	–	$\pm 10$	$\mu A$	
Output leakage current	$V_{OUT} = 0V$ to $V_{CC}$	$I_{LO}$	–	–	$\pm 10$	$\mu A$	
Input high voltage	I/O[15:0], $CE\#$ , $CLE$ , $ALE$ , $WE\#$ , $RE\#$ , $WP\#$ , $R/B\#$	$V_{IH}$	$0.8 \times V_{CC}$	–	$V_{CC} + 0.3$	V	
Input low voltage, all inputs	–	$V_{IL}$	–0.3	–	$0.2 \times V_{CC}$	V	
Output high voltage	$I_{OH} = -100\mu A$	$V_{OH}$	$V_{CC} - 0.1$	–	–	V	2
Output low voltage	$I_{OL} = -100\mu A$	$V_{OL}$	–	–	0.1	V	2
Output low current	$V_{OL} = 0.4V$	$I_{OL(R/B\#)}$	3	4	–	mA	3

**NOTES:**


1. Measurement is taken with 1ms averaging intervals and begins after  $V_{CC}$  reaches  $V_{CC(MIN)}$ .
2.  $V_{OH}$  and  $V_{OL}$  may need to be relaxed if I/O drive strength is not set to full.
3.  $I_{OL(R/B\#)}$  may need to be relaxed if R/B pull-down strength is not set to full.

**TABLE 13 – PROGRAM/ERASE CHARACTERISTICS**

Parameter	Symbol	Typ	Max	Unit	Notes
Number of partial page programs	NOP	–	4	Cycles	1
BLOCK ERASE operation time	$t_{BERS}$	0.5	3	ms	
Busy time for PROGRAM CACHE operation (1.8V)	$t_{CBSY}$	3	600	$\mu s$	2
Busy time for SET FEATURES and GET FEATURES operations (1.8V)	$t_{FEAT}$	–	3	$\mu s$	
Busy time for PROGRAM/ERASE on locked block	$t_{LBSY}$	–	3	$\mu s$	
LAST PAGE PROGRAM operation time	$t_{LPROG}$	–	–	–	3
Busy time for OTP DATA PROGRAM operation if OTP is protected	$t_{OBSY}$	–	30	$\mu s$	
PAGE PROGRAM operation time (1.8V)	$t_{PROG}$	300	600	$\mu s$	
Data transfer from Flash array to data register	$t_R$	–	25	$\mu s$	
Busy time for READ CACHE operation	$t_{RCBSY}$	3	25	$\mu s$	

**NOTES:**

1. Four total partial-page programs to the same page.
2.  $t_{CBSY}$  MAX time depends on timing between internal program completion and data-in.
3.  $t_{LPROG} = t_{PROG}(\text{last page}) + t_{PROG}(\text{last - 1 page}) - \text{command load time}(\text{last page}) - \text{address load time}(\text{last page}) - \text{data load time}(\text{last page})$ .

**FIGURE 3 – ARRAY ORGANIZATION**

**TABLE 14 – ARRAY ADDRESSING**

Cycle	I/O[15:8]	I/O7	I/O6	I/O5	I/O4	I/O3	I/O2	I/O1	I/O0
First	LOW	CA7	CA6	CA5	CA4	CA3	CA2	CA1	CA0
Second	LOW	LOW	LOW	LOW	LOW	LOW	CA10 <sup>1</sup>	CA9	CA8
Third	LOW	BA7	BA6	PA5	PA4	PA3	PA2	PA1	PA0
Fourth	LOW	BA15	BA14	BA13	BA12	BA11	BA10	BA9	BA8
Fifth	LOW	LOW	LOW	LOW	LOW	LOW	LOW	LOW	BA16

**NOTES:**

1. If CA10 is 1, then CA[9:5] must be 0.
2. Block address concatenated with page address = actual page address. CAx = column address; PAx = page address; BAx = block address.
3. I/O[15:8] are not used during the addressing sequence and should be driven LOW.

## 1Gb: x32 MOBILE LPDDR SDRAM

## Features

- $V_{DD}/V_{DDQ} = 1.8V$
- Bidirectional data strobe per byte of data (DQS)
- Internal, pipelined double data rate (DDR) architecture; two data accesses per clock cycle
- Differential clock inputs (CK and CK#)
- Commands entered on each positive CK edge
- DQS edge-aligned with data for READs; center-aligned with data for WRITEs
- 4 internal banks for concurrent operation
- Data masks (DM) for masking write data—one mask per byte
- Programmable burst lengths (BL): 2, 4, 8, or 16
- Concurrent auto precharge option is supported
- Auto refresh and self refresh modes
- 1.8V LVCMOS-compatible inputs
- Partial-array self refresh (PASR)
- Deep power-down (DPD)
- Status read register (SRR)
- Selectable output drive strength (DS)
- Clock stop capability
- 64ms refresh

### TABLE 15 – CONFIGURATION ADDRESSING – 1Gb


Architecture	32 Meg x 32
Configuration	8 Meg x 32 x 4 banks
Refresh count	8K
Row addressing	8K A[13:0]
Column addressing	1K A[9:0]

## Status Read Register

The status read register (SRR) is used to read the manufacturer ID, revision ID, refresh multiplier, width type, and density of the device, as shown in Figure 4. The SRR is read via the LOAD MODE REGISTER command with BA0 = 1 and BA1 = 0. The sequence to perform an SRR command is as follows:

1. The device must be properly initialized and in the idle or all banks precharged state.
2. Issue a LOAD MODE REGISTER command with BA[1:0] = 01 and all address pins set to 0.


### FIGURE 4 – STATUS READ REGISTER TIMING



Notes on next page.

## NOTES for figure 4:

1. All banks must be idle prior to status register read.
2. NOP or DESELECT commands are required between the LMR and READ commands ( $t_{SRR}$ ), and between the READ and the next VALID command ( $t_{SRC}$ ).
3. CAS latency is predetermined by the programming of the mode register. CL = 3 is shown as an example only.
4. Burst length is fixed to 2 for SRR regardless of the value programmed by the mode register.
5. The second bit of the data-out burst is a "Don't Care."

**Figure 5 – Status Register Definition**


## LPDDR ELECTRICAL SPECIFICATIONS

Stresses greater than those listed may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other conditions above those indicated

in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

**TABLE 16 – ABSOLUTE MAXIMUM RATINGS**

Note 1 applies to all parameters in this table

Parameter	Symbol	Min	Max	Unit
V <sub>DD</sub> /V <sub>DDQ</sub> supply voltage relative to V <sub>SS</sub>	V <sub>DD</sub> /V <sub>DDQ</sub>	–1.0	2.4	V
Voltage on any pin relative to V <sub>SS</sub>	V <sub>IN</sub>	–0.5	2.4 or (V <sub>DDQ</sub> + 0.3V), whichever is less	V
Storage temperature (plastic)	T <sub>STG</sub>	–55	150	°C

NOTE: 1. V<sub>DD</sub> and V<sub>DDQ</sub> must be within 300mV of each other at all times. V<sub>DDQ</sub> must not exceed V<sub>DD</sub>.

**TABLE 17 – AC/DC ELECTRICAL CHARACTERISTICS AND OPERATING CONDITIONS**

Notes 1–5 apply to all parameters/conditions in this table; V<sub>CC</sub>/V<sub>CCQ</sub> = 1.70–1.95V


Parameter/Condition	Symbol	Min	Max	Unit	Notes
Supply voltage	V <sub>DD</sub>	1.70	1.95	V	6, 7
I/O supply voltage	V <sub>DDQ</sub>	1.70	1.95	V	6, 7
<b>Address and command inputs</b>					
Input voltage high	V <sub>IH</sub>	0.8 × V <sub>DDQ</sub>	V <sub>DDQ</sub> + 0.3	V	8, 9
Input voltage low	V <sub>IL</sub>	–0.3	0.2 × V <sub>DDQ</sub>	V	8, 9
<b>Clock inputs (CK, CK#)</b>					
DC input voltage	V <sub>IN</sub>	–0.3	V <sub>DDQ</sub> + 0.3	V	10
DC input differential voltage	V <sub>ID(DC)</sub>	0.4 × V <sub>DDQ</sub>	V <sub>DDQ</sub> + 0.6	V	10, 11
AC input differential voltage	V <sub>ID(AC)</sub>	0.6 × V <sub>DDQ</sub>	V <sub>DDQ</sub> + 0.6	V	10, 11
AC differential crossing voltage	V <sub>IX</sub>	0.4 × V <sub>DDQ</sub>	0.6 × V <sub>DDQ</sub>	V	10, 12
<b>Data inputs</b>					
DC input high voltage	V <sub>IH(DC)</sub>	0.7 × V <sub>DDQ</sub>	V <sub>DDQ</sub> + 0.3	V	8, 9, 13
DC input low voltage	V <sub>IL(DC)</sub>	–0.3	0.3 × V <sub>DDQ</sub>	V	8, 9, 13
AC input high voltage	V <sub>IH(AC)</sub>	0.8 × V <sub>DDQ</sub>	V <sub>DDQ</sub> + 0.3	V	8, 9, 13
AC input low voltage	V <sub>IL(AC)</sub>	–0.3	0.2 × V <sub>DDQ</sub>	V	8, 9, 13
<b>Data outputs</b>					
DC output high voltage: Logic 1 (I <sub>OH</sub> = –0.1mA)	V <sub>OH</sub>	0.9 × V <sub>DDQ</sub>	–	V	
DC output low voltage: Logic 0 (I <sub>OL</sub> = 0.1mA)	V <sub>OL</sub>	–	0.1 × V <sub>DDQ</sub>	V	
<b>Leakage current</b>					
Input leakage current Any input 0V ≤ V <sub>IN</sub> ≤ V <sub>DD</sub> (All other pins not under test = 0V)	I <sub>I</sub>	–1	1	μA	
Output leakage current (DQ are disabled; 0V ≤ V <sub>OUT</sub> ≤ V <sub>DDQ</sub> )	I <sub>OZ</sub>	–5	5	μA	
<b>Operating temperature</b>					
Commercial	T <sub>A</sub>	0	70	°C	
Industrial	T <sub>A</sub>	–40	85	°C	

Notes on next page


## LPDDR ELECTRICAL SPECIFICATIONS (cont'd)

### NOTES:

1. All voltages referenced to  $V_{SS}$ .
2. All parameters assume proper device initialization.
3. Tests for AC timing,  $I_{CC}$ , and electrical AC and DC characteristics may be conducted at nominal supply voltage levels, but the related specifications and device operation are guaranteed for the full voltage range specified.
4. Outputs measured with equivalent load; transmission line delay is assumed to be very small:
 



Full drive strength



Half drive strength
5. Timing and  $I_{DD}$  tests may use a  $V_{IL}$ -to- $V_{IH}$  swing of up to 1.5V in the test environment, but input timing is still referenced to  $V_{DDQ/2}$  (or to the crossing point for CK/CK#). The output timing reference voltage level is  $V_{DDQ/2}$ .
6. Any positive glitch must be less than one-third of the clock cycle and not more than +200mV or 2.0V, whichever is less. Any negative glitch must be less than one-third of the clock cycle and not exceed either -150mV or +1.6V, whichever is more positive.
7.  $V_{DD}$  and  $V_{DDQ}$  must track each other and  $V_{DDQ}$  must be less than or equal to  $V_{DD}$ .
8. To maintain a valid level, the transitioning edge of the input must:
  - 8a. Sustain a constant slew rate from the current AC level through to the target AC level,  $V_{IL(AC)}$  or  $V_{IH(AC)}$ .
  - 8b. Reach at least the target AC level.
  - 8c. After the AC target level is reached, continue to maintain at least the target DC level,  $V_{IL(DC)}$  or  $V_{IH(DC)}$ .
9.  $V_{IH}$  overshoot:  $V_{IHmax} = V_{DDQ} + 1.0V$  for a pulse width  $\leq 3ns$  and the pulse width cannot be greater than one-third of the cycle rate.  $V_{IL}$  undershoot:  $V_{ILmin} = -1.0V$  for a pulse width  $\leq 3ns$  and the pulse width cannot be greater than one-third of the cycle rate.
10. CK and CK# input slew rate must be  $\geq 1 V/ns$  (2 V/ns if measured differentially).
11.  $V_{ID}$  is the magnitude of the difference between the input level on CK and the input level on CK#.
12. The value of  $V_{IX}$  is expected to equal  $V_{DDQ/2}$  of the transmitting device and must track variations in the DC level of the same.
13. DQ and DM input slew rates must not deviate from DQS by more than 10%. 50ps must be added to  $t_{DS}$  and  $t_{DH}$  for each 100 mV/ns reduction in slew rate. If slew rate exceeds 4 V/ns, functionality is uncertain.

**TABLE 18 – CAPACITANCE (X32)**

Note 1 applies to all the parameters in this table

Parameter	Symbol	Min	Max	Unit	Notes
Input capacitance: CK, CK#	$C_{CK}$	1.5	3.0	pF	
Delta input capacitance: CK, CK#	$C_{DCK}$	–	0.25	pF	2
Input capacitance: command and address	$C_I$	1.5	3.0	pF	
Delta input capacitance: command and address	$C_{DI}$	–	0.5	pF	2
Input/output capacitance: DQ, DQS, DM	$C_{IO}$	1.5	4.5	pF	
Delta input/output capacitance: DQ, DQS, DM	$C_{DIO}$	–	0.5	pF	3

### NOTES:

1. This parameter is guaranteed by design, not tested.
2. The input capacitance per pin group will not differ by more than this maximum amount for any given device.
3. The I/O capacitance per DQS and DQ byte/group will not differ by more than this maximum amount for any given device.

## LPDDR ELECTRICAL SPECIFICATIONS – I<sub>DD</sub> PARAMETERS

**TABLE 19 – I<sub>DD</sub> SPECIFICATIONS AND CONDITIONS**

Notes 1–5 apply to all the parameters/conditions in this table; V<sub>DD</sub>/V<sub>DDQ</sub> = 1.70–1.95V

Parameter/Condition	Symbol	Max				Unit	Notes
		-5	-54	-6	-75		
Operating 1 bank active precharge current: $t_{RC} = t_{RC(MIN)}$ ; $t_{CK} = t_{CK(MIN)}$ ; CKE is HIGH; CS is HIGH between valid commands; Address inputs are switching every 2 clock cycles; Data bus inputs are stable	I <sub>DD0</sub>	110	105	100	70	mA	6
Precharge power-down standby current: All banks idle; CKE is LOW; CS is HIGH; $t_{CK} = t_{CK(MIN)}$ ; Address and control inputs are switching; Data bus inputs are stable	I <sub>DD2P</sub>	600	600	600	600	μA	7, 8
Precharge power-down standby current: Clock stopped; All banks idle; CKE is LOW; CS is HIGH; CK = LOW, CK# = HIGH; Address and control inputs are switching; Data bus inputs are stable	I <sub>DD2PS</sub>	600	600	600	600	μA	7
Precharge nonpower-down standby current: All banks idle; CKE = HIGH; CS = HIGH; $t_{CK} = t_{CK(MIN)}$ ; Address and control inputs are switching; Data bus inputs are stable	I <sub>DD2N</sub>	18	17	15	12	mA	9
Precharge nonpower-down standby current: Clock stopped; All banks idle; CKE = HIGH; CS = HIGH; CK = LOW, CK# = HIGH; Address and control inputs are switching; Data bus inputs are stable	I <sub>DD2NS</sub>	14	13	8	8	mA	9
Active power-down standby current: 1 bank active; CKE = LOW; CS = HIGH; $t_{CK} = t_{CK(MIN)}$ ; Address and control inputs are switching; Data bus inputs are stable	I <sub>DD3P</sub>	3.6	3.6	3.6	3.6	mA	8
Active power-down standby current: Clock stopped; 1 bank active; CKE = LOW; CS = HIGH; CK = LOW; CK# = HIGH; Address and control inputs are switching; Data bus inputs are stable	I <sub>DD3PS</sub>	3.6	3.6	3.6	3.6	mA	
Active nonpower-down standby: 1 bank active; CKE = HIGH; CS = HIGH; $t_{CK} = t_{CK(MIN)}$ ; Address and control inputs are switching; Data bus inputs are stable	I <sub>DD3N</sub>	20	19	18	16	mA	6
Active nonpower-down standby: Clock stopped; 1 bank active; CKE = HIGH; CS = HIGH; CK = LOW; CK# = HIGH; Address and control inputs are switching; Data bus inputs are stable	I <sub>DD3NS</sub>	16	15	14	12	mA	6
Operating burst read: 1 bank active; BL = 4; CL = 3; $t_{CK} = t_{CK(MIN)}$ ; Continuous READ bursts; I <sub>out</sub> = 0mA; Address inputs are switching every 2 clock cycles; 50% data changing each burst	I <sub>DD4R</sub>	150	145	140	120	mA	6
Operating burst write: One bank active; BL = 4; $t_{CK} = t_{CK(MIN)}$ ; Continuous WRITE bursts; Address inputs are switching; 50% data changing each burst	I <sub>DD4W</sub>	150	145	140	120	mA	6
Auto refresh: Burst refresh; CKE = HIGH; Address and control inputs are switching; Data bus inputs are stable	$t_{RFC} = 138ns$ I <sub>DD5</sub>	140	140	140	140	mA	10
	$t_{RFC} = t_{REFI}$ I <sub>DD5A</sub>	15	15	15	14	mA	10, 11
Typical deep power-down current at 25°C: Address and control pins are stable; Data bus inputs are stable	I <sub>DD8</sub>	10	10	10	10	μA	7, 13

Notes on next page

## LPDDR ELECTRICAL SPECIFICATIONS – I<sub>DD</sub> PARAMETERS (cont'd)

**TABLE 20 – I<sub>DD6</sub> SPECIFICATIONS AND CONDITIONS**

Notes 1–5, 7, and 12 apply to all the parameters/conditions in this table; V<sub>DD</sub>/V<sub>DDQ</sub> = 1.70–1.95V

Parameter/Condition		Symbol	Low Power	Standard	Units
Self refresh: CKE = LOW; t <sub>CK</sub> = t <sub>CK(MIN)</sub> ; Address and control inputs are stable; Data bus inputs are stable	Full array, 85°C	I <sub>DD6</sub>	1000	1200	μA
	Full array, 45°C		500	750	μA
	1/2 array, 85°C		750	900	μA
	1/2 array, 45°C		440	730	μA
	1/4 array, 85°C		600	750	μA
	1/4 array, 45°C		380	680	μA
	1/8 array, 85°C		550	750	μA
	1/8 array, 45°C		350	620	μA
	1/16 array, 85°C		500	700	μA
	1/16 array, 45°C		330	540	μA

**NOTES:**

- All voltages referenced to V<sub>SS</sub>.
- Tests for I<sub>DD</sub> characteristics may be conducted at nominal supply voltage levels, but the related specifications and device operation are guaranteed for the full voltage range specified.
- Timing and I<sub>DD</sub> tests may use a V<sub>IL</sub>-to-V<sub>IH</sub> swing of up to 1.5V in the test environment, but input timing is still referenced to V<sub>DDQ/2</sub> (or to the crossing point for CK/CK#). The output timing reference voltage level is V<sub>DDQ/2</sub>.
- I<sub>DD</sub> is dependent on output loading and cycle rates. Specified values are obtained with minimum cycle time with the outputs open.
- I<sub>DD</sub> specifications are tested after the device is properly initialized and values are averaged at the defined cycle rate.
- MIN (t<sub>RC</sub> or t<sub>REF</sub>) for I<sub>DD</sub> measurements is the smallest multiple of t<sub>CK</sub> that meets the minimum absolute value for the respective parameter. t<sub>RASmax</sub> for I<sub>DD</sub> measurements is the largest multiple of t<sub>CK</sub> that meets the maximum absolute value for t<sub>RAS</sub>.
- Measurement is taken 500ms after entering into this operating mode to provide settling time for the tester.
- V<sub>DD</sub> must not vary more than 4% if CKE is not active while any bank is active.
- I<sub>DD2N</sub> specifies DQ, DQS, and DM to be driven to a valid high or low logic level.
- CKE must be active (HIGH) during the entire time a REFRESH command is executed. From the time the AUTO REFRESH command is registered, CKE must be active at each rising clock edge until t<sub>REF</sub> later.
- This limit is a nominal value and does not result in a fail. CKE is HIGH during REFRESH command period (t<sub>REF</sub> (MIN)) else CKE is LOW (for example, during standby).
- Values for I<sub>DD6</sub> 85°C are guaranteed for the entire temperature range. All other I<sub>DD6</sub> values are estimated.
- Typical values at 25°C, not a maximum value.

## LPDDR ELECTRICAL SPECIFICATIONS – AC OPERATING CONDITIONS

**TABLE 21 – ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS**

Notes 1–9 apply to all the parameters in this table;  $V_{DD}/V_{DDQ} = 1.70\text{--}1.95V$ 

Parameter		Symbol	-5		-54		-6		-75		Unit	Notes
			Min	Max	Min	Max	Min	Max	Min	Max		
Access window of DQ from CK/CK#	CL = 3	t <sub>AC</sub>	2.0	5.0	2.0	5.0	2.0	5.5	2.0	6.0	ns	
	CL = 2		2.0	6.5	2.0	6.5	2.0	6.5	2.0	6.5		
Clock cycle time	CL = 3	t <sub>CK</sub>	5.0	–	5.4	–	6	–	7.5	–	ns	10
	CL = 2		12	–	12	–	12	–	12	–		
CK high-level width		t <sub>CH</sub>	0.45	0.55	0.45	0.55	0.45	0.55	0.45	0.55	t <sub>CK</sub>	
CK low-level width		t <sub>CL</sub>	0.45	0.55	0.45	0.55	0.45	0.55	0.45	0.55	t <sub>CK</sub>	
CKE minimum pulse width (high and low)		t <sub>CKE</sub>	1	–	1	–	1	–	1	–	t <sub>CK</sub>	11
Auto precharge write recovery + precharge time		t <sub>DAL</sub>	–	–	–	–	–	–	–	–	–	12
DQ and DM input hold time relative to DQS (fast slew rate)		t <sub>DHf</sub>	0.6	–	0.6	–	0.6	–	0.8	–	ns	13, 14, 15
DQ and DM input hold time relative to DQS (slow slew rate)		t <sub>DHs</sub>	0.7	–	0.7	–	0.7	–	0.9	–	ns	
DQ and DM input setup time relative to DQS (fast slew rate)		t <sub>DSf</sub>	0.6	–	0.6	–	0.6	–	0.8	–	ns	13, 14, 15
DQ and DM input setup time relative to DQS (slow slew rate)		t <sub>DSs</sub>	0.7	–	0.7	–	0.7	–	0.9	–	ns	
DQ and DM input pulse width (for each input)		t <sub>DIPW</sub>	1.8	–	1.9	–	2.1	–	1.8	–	ns	16
Access window of DQS from CK/CK#	CL = 3	t <sub>DQSK</sub>	2.0	5.0	2.0	5.0	2.0	5.5	2.0	6.0	ns	
	CL = 2		2.0	6.5	2.0	6.5	2.0	6.5	2.0	6.5	ns	
DQS input high pulse width		t <sub>DQSH</sub>	0.4	0.6	0.4	0.6	0.4	0.6	0.4	0.6	t <sub>CK</sub>	
DQS input low pulse width		t <sub>DQSL</sub>	0.4	0.6	0.4	0.6	0.4	0.6	0.4	0.6	t <sub>CK</sub>	
DQS–DQ skew, DQS to last DQ valid, per group, per access		t <sub>DQSQ</sub>	–	0.4	–	0.45	–	0.45	–	0.6	ns	13, 17
WRITE command to first DQS latching transition		t <sub>DQSS</sub>	0.75	1.25	0.75	1.25	0.75	1.25	0.75	1.25	t <sub>CK</sub>	
DQS falling edge from CK rising – hold time		t <sub>DSH</sub>	0.2	–	0.2	–	0.2	–	0.2	–	t <sub>CK</sub>	
DQS falling edge to CK rising – setup time		t <sub>DSS</sub>	0.2	–	0.2	–	0.2	–	0.2	–	t <sub>CK</sub>	
Data valid output window (DVW)		n/a	t <sub>QH</sub> - t <sub>DQSQ</sub>		t <sub>QH</sub> - t <sub>DQSQ</sub>		t <sub>QH</sub> - t <sub>DQSQ</sub>		t <sub>QH</sub> - t <sub>DQSQ</sub>		ns	17
Half-clock period		t <sub>HP</sub>	t <sub>CH</sub> , t <sub>CL</sub>	–	t <sub>CH</sub> , t <sub>CL</sub>	–	t <sub>CH</sub> , t <sub>CL</sub>	–	t <sub>CH</sub> , t <sub>CL</sub>	–	ns	18
Data-out High-Z window from CK/ CK#	CL = 3	t <sub>HZ</sub>	–	5.0	–	5.0	–	5.5	–	6.0	ns	19, 20
	CL = 2		–	6.5	–	6.5	–	6.5	–	6.5	ns	
Data-out Low-Z window from CK/CK#		t <sub>LZ</sub>	1.0	–	1.0	–	1.0	–	1.0	–	ns	19
Address and control input hold time (fast slew rate)		t <sub>IHF</sub>	0.9	–	1.0	–	1.1	–	1.3	–	ns	15, 21
Address and control input hold time (slow slew rate)		t <sub>IHs</sub>	1.1	–	1.2	–	1.2	–	1.5	–	ns	
Address and control input setup time (fast slew rate)		t <sub>ISf</sub>	0.9	–	1.0	–	1.1	–	1.3	–	ns	15, 21
Address and control input setup time (slow slew rate)		t <sub>ISs</sub>	1.1	–	1.2	–	1.2	–	1.5	–	ns	
Address and control input pulse width		t <sub>IPW</sub>	2.3	–	2.5	–	2.6	–	t <sub>IS</sub> + t <sub>IH</sub>	–	ns	16
LOAD MODE REGISTER command cycle time		t <sub>MRD</sub>	2	–	2	–	2	–	2	–	t <sub>CK</sub>	
DQ–DQS hold, DQS to first DQ to go nonvalid, per access		t <sub>QH</sub>	t <sub>HP</sub> - t <sub>QHS</sub>	–	t <sub>HP</sub> - t <sub>QHS</sub>	–	t <sub>HP</sub> - t <sub>QHS</sub>	–	t <sub>HP</sub> - t <sub>QHS</sub>	–	ns	13, 17
Data hold skew factor		t <sub>QHS</sub>	–	0.5	–	0.5	–	0.65	–	0.75	ns	
ACTIVE-to-PRECHARGE command		t <sub>RAS</sub>	40	70,000	42	70,000	42	70,000	45	70,000	ns	22
ACTIVE to ACTIVE/ACTIVE to AUTO REFRESH command period		t <sub>RC</sub>	55	–	58.2	–	60	–	67.5	–	ns	
Active to read or write delay		t <sub>RCD</sub>	15	–	16.2	–	18	–	22.5	–	ns	
Refresh period		t <sub>REF</sub>	–	64	–	64	–	64	–	64	ms	28

Notes on next page


## LPDDR ELECTRICAL SPECIFICATIONS – AC OPERATING CONDITIONS (cont'd)

**TABLE 22 – ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS (cont'd)**


Notes 1–9 apply to all the parameters in this table;  $V_{DD}/V_{DDQ} = 1.70\text{--}1.95V$ 

Parameter	Symbol	-5		-54		-6		-75		Unit	Notes
		Min	Max	Min	Max	Min	Max	Min	Max		
Average periodic refresh interval	$t_{REFI}$	–	7.8	–	7.8	–	7.8	–	7.8	$\mu s$	23
AUTO REFRESH command period	$t_{RFC}$	110	–	110	–	110	–	110	–	ns	
PRECHARGE command period	$t_{RP}$	15	–	16.2	–	18	–	22.5	–	ns	
DQS read preamble	CL = 3 $t_{RPRE}$	0.9	1.1	0.9	1.1	0.9	1.1	0.9	1.1	$t_{CK}$	
	CL = 2 $t_{RPRE}$	0.5	1.1	0.5	1.1	0.5	1.1	0.5	1.1	$t_{CK}$	
DQS read postamble	$t_{RPST}$	0.4	0.6	0.4	0.6	0.4	0.6	0.4	0.6	$t_{CK}$	
Active bank a to active bank b command	$t_{RRD}$	10	–	10.8	–	12	–	15	–	ns	
Read of SRR to next valid command	$t_{SRC}$	CL + 1	–	CL + 1	–	CL + 1	–	CL + 1	–	$t_{CK}$	
SRR to read	$t_{SRR}$	2	–	2	–	2	–	2	–	$t_{CK}$	
DQS write preamble	$t_{WPRE}$	0.25	–	0.25	–	0.25	–	0.25	–	$t_{CK}$	
DQS write preamble setup time	$t_{WPRES}$	0	–	0	–	0	–	0	–	ns	24, 25
DQS write postamble	$t_{WPST}$	0.4	0.6	0.4	0.6	0.4	0.6	0.4	0.6	$t_{CK}$	26
Write recovery time	$t_{WR}$	15	–	15	–	15	–	15	–	ns	27
Internal WRITE-to-READ command delay	$t_{WTR}$	2	–	2	–	1	–	1	–	$t_{CK}$	
Exit power-down mode to first valid command	$t_{XP}$	2	–	2	–	1	–	1	–	$t_{CK}$	
Exit self refresh to first valid command	$t_{XSR}$	112.5	–	112.5	–	112.5	–	112.5	–	ns	28


### NOTES:

- All voltages referenced to  $V_{SS}$ .
  - All parameters assume proper device initialization.
  - Tests for AC timing and electrical AC and DC characteristics may be conducted at nominal supply voltage levels, but the related specifications and device operation are guaranteed for the full voltage ranges specified.
  - The circuit shown below represents the timing reference load used in defining the relevant timing parameters of the device. It is not intended to be either a precise representation of the typical system environment or a depiction of the actual load presented by a production tester. System designers will use IBIS or other simulation tools to correlate the timing reference load to system environment. Specifications are correlated to production test conditions (generally a coaxial transmission line terminated at the tester electronics). For the half-strength driver with a nominal 10pF load, parameters  $t_{AC}$  and  $t_{QH}$  are expected to be in the same range. However, these parameters are not subject to production test but are estimated by design/characterization. Use of IBIS or other simulation tools for system design validation is suggested.
- 

Full drive strength



Half drive strength
- The CK/CK# input reference voltage level (for timing referenced to CK/CK#) is the point at which CK and CK# cross; the input reference voltage level for signals other than CK/CK# is  $V_{DDQ/2}$ .
  - A CK and CK# input slew rate  $\geq 1$  V/ns (2 V/ns if measured differentially) is assumed for all parameters.
  - All AC timings assume an input slew rate of 1 V/ns.
  - CAS latency definition: with CL = 2, the first data element is valid at ( $t_{CK} + t_{AC}$ ) after the clock at which the READ command was registered; for CL = 3, the first data element is valid at ( $2 \times t_{CK} + t_{AC}$ ) after the first clock at which the READ command was registered.
  - Timing tests may use a  $V_{IL}$ -to- $V_{IH}$  swing of up to 1.5V in the test environment, but input timing is still referenced to  $V_{DDQ/2}$  or to the crossing point for CK/CK#. The output timing reference voltage level is  $V_{DDQ/2}$ .
  - Clock frequency change is only permitted during clock stop, power-down, or self refresh mode.
  - In cases where the device is in self refresh mode for  $t_{CKE}$ ,  $t_{CKE}$  starts at the rising edge of the clock and ends when CKE transitions HIGH.
  - $t_{DAL} = (t_{WR}/t_{CK}) + (t_{RP}/t_{CK})$ : for each term, if not already an integer, round up to the next highest integer.
  - Referenced to each output group: For x32, DQS0 with DQ[7:0]; DQS1 with DQ[15:8]; DQS2 with DQ[23:16]; and DQS3 with DQ[31:24].
  - DQ and DM input slew rates must not deviate from DQS by more than 10%. If the DQ/DM/ DQS slew rate is less than 1.0 V/ns, timing must be derated: 50ps must be added to  $t_{DS}$  and  $t_{DH}$  for each 100 mV/ns reduction in slew rate. If the slew rate exceeds 4 V/ns, functionality is uncertain.
  - The transition time for input signals (CAS#, CKE, CS#, DM, DQ, DQS, RAS#, WE#, and addresses) are measured between  $V_{IL(DC)}$  to  $V_{IH(AC)}$  for rising input signals and  $V_{IH(DC)}$  to  $V_{IL(AC)}$  for falling input signals.
  - These parameters guarantee device timing but are not tested on each device.
  - The valid data window is derived by achieving other specifications:  $t_{HP}$  ( $t_{CK/2}$ ),  $t_{DQSQ}$ , and  $t_{QH}$  ( $t_{HP} - t_{QHS}$ ). The data valid window derates directly proportional with the clock duty cycle and a practical data valid window can be derived. The clock is provided a maximum duty cycle variation of 45/55. Functionality is uncertain when operating beyond a 45/55 ratio.
  - $t_{HP}(\text{MIN})$  is the lesser of  $t_{CL}(\text{MIN})$  and  $t_{CH}(\text{MIN})$  actually applied to the device CK and CK# inputs, collectively.
  - $t_{HZ}$  and  $t_{LZ}$  transitions occur in the same access time windows as valid data transitions. These parameters are not referenced to a specific voltage level, but specify when the device output is no longer driving ( $t_{HZ}$ ) or begins driving ( $t_{LZ}$ ).
  - $t_{HZ}(\text{MAX})$  will prevail over  $t_{DQCK}(\text{MAX}) + t_{RPST}(\text{MAX})$  condition.
  - Fast command/address input slew rate  $\geq 1$  V/ns. Slow command/address input slew rate  $\geq 0.5$  V/ns. If the slew rate is less than 0.5 V/ns, timing must be derated:  $t_{IS}$  has an additional 50ps per each 100 mV/ns reduction in slew rate from the 0.5 V/ns.  $t_{IH}$  has 0ps added, therefore, it remains constant. If the slew rate exceeds 4.5 V/ns, functionality is uncertain.
  - READs and WRITEs with auto precharge must not be issued until  $t_{RAS}(\text{MIN})$  can be satisfied prior to the internal PRECHARGE command being issued.
  - The refresh period equals 64ms. This equates to an average refresh rate of 7.8125 $\mu s$
  - This is not a device limit. The device will operate with a negative value, but system performance could be degraded due to bus turnaround.
  - It is recommended that DQS be valid (HIGH or LOW) on or before the WRITE command. The case shown (DQS going from High-Z to logic low) applies when no WRITEs were previously in progress on the bus. If a previous WRITE was in progress, DQS could be HIGH during this time, depending on  $t_{DQSS}$ .
  - The maximum limit for this parameter is not a device limit. The device will operate with a greater value for this parameter, but system performance (bus turnaround) will degrade accordingly.
  - At least 1 clock cycle is required during  $t_{WR}$  time when in auto precharge mode.
  - Clock must be toggled a minimum of two times during the  $t_{XSR}$  period.

**FIGURE 6 – 152-BALL BGA PACKAGE**




## ORDERING INFORMATION

	<b>MS</b>	<b>29C</b>	<b>2G</b>	<b>24M</b>	<b>A</b>	<b>K</b>	<b>L</b>	<b>A</b>	<b>1</b>	<b>-</b>	<b>X</b>	<b>X</b>
<b>MICROSEMI CORPORATION</b>												
MS												
<b>PRODUCT FAMILY</b>												
29C-2Gb/1Gb												
<b>NAND FLASH DENSITY</b>												
2G = 2Gb NAND FLASH												
<b>LPDRAM DENSITY</b>												
24M = 1G LPDDR												
<b>OPERATING VOLTAGE RANGE</b>												
A = 1.8V												
<b>NAND FLASH CONFIGURATION</b>												
K = x16												
<b>LPDRAM CONFIGURATION</b>												
L = x32												
<b>CHIP COUNT</b>												
A = 2; 1 NAND FLASH / 1 LPDDR SDRAM												
<b>PACKAGE CODES</b>												
1 = 152 Ball BGA												
<b>LPDRAM ACCESS TIME</b>												
X = CLOCK CYCLE TIME												

**Document Title**

2GB NAND / 1GB LPDDR

**Revision History**

Rev #	History	Release Date	Status
Rev 0	Changes (Pg. 1-19) 0.1 Create new data sheet	April 2011	Advanced
Rev 1	Changes (Pg. 2-4) 1.1 Figure 1 – pin AA15 from A13 to DNU 1.2 Figure 2 – changed Address 0-14 to 0-12 1.3 Table 4 – changed A[14:0] to A[12:0]	July 2011	Advanced
Rev 2	Changes (Pg. 1) 2.1 Change status to Preliminary and add bullet to Features section "Same footprint as Micron MT29C2G24MAKLA-XIT"	October 2011	Preliminary
Rev 3	Changes (Pg. 1, 3, 13, 14) 3.1 Add status read register (SRR) 3.2 Change storage temperature to -40°C to 125°C 3.3 Change data sheet status to final	September 2012	Final