


First / Second Thursdays

- Dec. 5 - **Webinar 8: What's New in SoftConsole v6.2**
- Jan. 9 - **Webinar 9: Getting Started with PolarFire® SoC**
- Feb. 13 - **Webinar 10: Introduction to the PolarFire SoC Baremetal Library**
- Mar. 12 - **Webinar 11: Handling Binaries**
- April 9 - **Webinar 12: Two Baremetal Applications on PolarFire SoC**
- May 14 - **Webinar 13: Linux on Renode**
- June 11 - **Webinar 14: Building Applications for Linux on PolarFire SoC**
- July 9 - **Webinar 15: Real-Time (AMP Mode) on PolarFire SoC**

Supporting Content

www.microsemi.com/Mi-V “Renode Webinar Series”



The screenshot shows the Microsemi website's product directory for Mi-V RISC-V Ecosystem. A red box highlights the "Renode Webinar Series" link in the navigation bar. Below it, a section titled "Getting Started with the RISC-V Based PolarFire™ SoC FPGA Webinar Series" is displayed, along with a brief description and a "Click here to register" button.

product-directory/fpga-soc/5210-mi-v-embedded-ecosystem#renode-webinar-series

Search Microsemi.com

dering Company Partners Support

Libero SoC Design Suite v12.0

- Unified design suite for PolarFire, IGLOO2, SmartFusion2 and RTG4 families
- 10% runtime reduction for Timing & 20% runtime reduction for Power
- 25% runtime improvement for Place & Route

Home / Products & Services / FPGA & SoC / Mi-V RISC-V Ecosystem

Mi-V RISC-V Ecosystem

Overview Mi-V Partners Tutorials **Renode Webinar Series** Articles and News

Getting Started with the RISC-V Based PolarFire™ SoC FPGA Webinar Series

Learn how to get started with the PolarFire SoC FPGA, the world's first RISC-V based SoC FPGA, to create fully deterministic, real-time systems alongside the Linux® operating system. We are holding a series of webinars to introduce you to the free Renode™ development platform from Mi-V partner Antmicro that is available with our SoftConsole v6.0 software development environment. You will see demo applications, learn how to create projects, and find out how to set up and configure your own systems targeting the new SoC FPGA architecture.

Click [here](#) to register.

Mi-V  antmicro

Webinar 1 (May 2): Discover Renode for PolarFire™ SoC Design and Debug

In this introductory session, we will provide you with an overview of SoftConsole 6.0 with Renode™ integration. We will introduce you to the Renode development framework and provide an overview of the platform and its features. You will also learn about the PolarFire™ SoC architecture and how to use Renode to develop your application.

Webinar 1: Discover Renode for PolarFire® SoC Design and Debug

Webinar 2: How to Get Started with Renode for PolarFire SoC

Webinar 3: Learn to Debug a Bare-Metal PolarFire SoC Application with Renode

Webinar 4: Tips and Tricks for Even Easier PolarFire SoC Debug with Renode


Webinar 5: Add and Debug PolarFire SoC models with Renode

Webinar 6: Add and Debug Pre-Existing model in PolarFire SoC

Webinar 7: How to Write Custom Models



MICROCHIP



A Leading Provider of Microcontroller, Security,
Mixed-Signal, Analog & Flash-IP Solutions



Getting Started with the RISC-V Based PolarFire® SoC FPGA Webinar Series
Session 8: What's New in SoftConsole 6.2
Hugh Breslin, Embedded Linux Engineer
Thursday Dec. 5, 2019



MICROCHIP

Agenda

- **Updated Renode**
 - antmicro Training
 - Renode Scripts Moved
- **GDB Multi-Core Debugging**
- **Updated to Example Projects**
 - Changes to PSE Blinky
 - New Sample Project: mpfs-mustein-julia
 - New Sample Project: mpfs-freertos-lwip



Updated Renode



Updated Renode

Release	Bundled Renode Version
SoftConsole v6.0	1.6.0
SoftConsole v6.1	1.7.1
SoftConsole v6.2	1.8.2

<https://github.com/renode/renode/releases>



Updated Renode

<https://github.com/renode/renode/releases>

Renode 1.6

✓ v1.6.0 · 66k commits
PlotZiehoffer released this on Dec 5, 2018 · 292 commits to master since this release

For installation instructions, see the [README](#).

Added:

- new USB infrastructure
- new PCI infrastructure
- PolarFire SoC platform support
- atomic instructions on RISC-V
- basic PicorSoC support - the picom32 CPU and UART
- block-based event infrastructure - verified on RISC-V and ARM cores
- more PSE peripherals: RTC, PCIe controller, USB controller, QSPI, CAN, etc.
- Microchip MT25Q flash model
- watch command to run Monitor commands periodically
- a message on the Monitor when trying Renode
- qflex support for GDB, allowing the client to autodetect the architecture
- log tester for Robot Framework

Changed:

- added error handling for uninitialized IRQ objects in REPL loading
- RISC-V CSR registers are now accessible in relevant privilege architecture version only
- RISC-V CPUs no longer require CLINT provided as a constructor parameter
- added second timer interrupt to PSE_Timer
- machine GetClockSourceId now prints the current value for each clock entry
- REPL loading tests are now in Robot
- vale provider callbacks on write-only fields will generate exceptions
- watchpoint handling infrastructure
- rewritten single stepping
- Monitor errors are forwarded to the GDB client when issuing qfwdmon
- LoadElf command initializes PC on all cores by default
- reduced the default synchronization quantum
- CPU abort now halts the emulation
- enable-wxt no longer requires opening a port
- RISC-V atomic instructions now fail if the A instruction set is not enabled

Fixed:

- pausing and halting the CPU from hosts
- error when trying to Tlab-complete nonexisting paths
- packaging script on Windows
- crash on extremely narrow Terminal on Windows
- inconsistent cursor position when erasing in Termsharp
- selection of multiple UT characters on Linux
- scrollbar behavior on Windows
- incorrect reporting from executed commands in Robot
- RISC-V cores reset
- several fixes in time framework
- output pin labeling and interrupt clearing in PSE_GPIO
- minor fixes in PSE_SPI
- throwing invalid instruction exception on wrong CSR access in RISC-V
- CPU abort will now stop the failing CPU

↳ Assets

Renode 1.6.1

✓ v1.6.1 · 66k (7286)
PlotZiehoffer released this on Jan 2 · 289 commits to master since this release

For installation instructions, see the [README](#).

Added:

- CC2538 Flash Controller
- ECB mode for CC2538 Cryptoprocessor

Changed:

- unhandled read/write logs are now decorated with the CPU name instead of the number
- message acknowledge logic on PolarFire CAN controller

Fixed:

- race condition in PromptTerminal used by the Robot Framework
- Monitor socket not opening in certain situations
- unaligned accesses in RISC-V not setting the proper badaddr value
- handling of data exceeding the maximum packet size of USB endpoint
- memory map and CPU definition for SiFive FE310
- out of bounds access when using Ctrl+R with wrapped lines in the Monitor

Renode 1.6.2

✓ v1.6.2 · 66k (7379)
PlotZiehoffer released this on Jan 10 · 240 commits to master since this release

For installation instructions, see the [README](#).

Added:

- instructions on running in Docker
- pid-file option to save Renode's process ID to a file

Changed:

- RISC-V_X0 register is now protected from being written from the Monitor
- Renode will now close when it receives a signal from the environment (e.g. Ctrl+C from the console window)
- invalid instructions in RISC-V will no longer lead to CPU abort - an exception will be issued instead, to be handled by the guest software
- Robot tests will now log more

Fixed:

- formatting of symbol logging
- error reporting in Robot tests using the `Requires` keyword
- Microsemi's Mi-V CPU description

Renode 1.7

✓ v1.7.0 · 66k (7379)
PlotZiehoffer released this on May 15 · 131 commits to master since this release

For installation instructions, see the [README](#).

Added:

- FreeRTOS CPU
- LiFiX platform with PicorV32
- LiteX timer and ethernet LiteX910 model
- Marx SoC with UART, timer and GPIO controller models
- Forus target support with LiteX and Verilator
- USB host and device platform with USBT, TRNG and ethernet controller models
- TM1614 I2C character Generator model
- PSE serialphy model
- PTP support in Cadence GEMI ethernet model, along with several fixes
- option to execute CPU in serial instead of parallel
- support for reading memory in RISC-V

Changed:

- RISC-V CPUs now don't need CLINT in their constructor, but will accept any abstract type provider
- updated LiteX with PicorV32 and LiteX with Verilobc platform

Fixed:

- sharing violation when trying to run downloaded files

Renode 1.8.1

✓ v1.8.1 · 66k (7414)
PlotZiehoffer released this on Oct 9 · 73 commits to master since this release

For installation instructions, see the [README](#).

Added:

- LiteX with Verilobc configuration running Zephyr
- USB-GPI Server for attaching Remote peripherals as USB devices to host
- optional HMT support in RISC-V
- Fast controller for EFR32
- I2C controller for LiteX
- SPI controller for PicorV
- framebuffer controller for LiteX
- USB keyboard model

Changed:

- re parameter for commands executed at startup can be provided multiple times
- polaris-x86 platform is now renamed to polaris-x86
- style of Robot Framework results
- MT25Q Flash backend has changed from file to memory, allowing software to execute directly from it
- improved LiteX on Forum platform
- termios based on sockets now accept reconnections from clients

Fixed:

- bad XL exceptions when running on Mono 6.4
- highlighting of assembly lines in the terminal on Windows
- highlighting of assembly lines in the terminal on Mono
- ENet disseminator and realization for multicore/multi-node systems
- SiFive F730 ethernet connection
- instruction counting in RISC-V on MMU faults
- fix progress in multicore systems
- fixes in the RISC-V core
- several fixes and improvements in the file-backed storage layer
- several fixes in testing config
- several fixes in PSE_GPIF peripheral
- several fixes in various Linux platforms
- several fixes in PSE_QSPI and Microchip MT25Q

Renode 1.8

✓ v1.8.0 · 66k (7414)
PlotZiehoffer released this on Sep 2 · 41 commits to master since this release

For installation instructions, see the [README](#).

Added:

- support for RISCY core and the VEGA board
- UART and timer models for RISCY
- support for Minerva, a 32-bit RISC-V soft CPU
- LiteX with Minerva platform
- LiteX with Verilobc on Arty platform
- SPI Control and Status, SPI Flash and GPIO port peripheral models for LiteX
- PSE_PDMA peripheral model for the PolarFire SoC platform
- basic slave memory support in PSE_I2C
- Etherbone bridge model to connect Renode with FPGA via Etherbone
- Etherbone bridge demo on Foma
- RTCL and GPICR peripheral models for EFR32
- support for deep sleep on Cortex-M cores
- option of building Renode as an ELF executable on Linux

Changed:

- Microchip MT25Q is now able to use file as a blockdev and does not need to have a separate memory provider in RPL
- Microchip MT25Q now has selectable endianness
- log2size command will now copy a previous log before overwriting it
- www.Renode-project.org will now add the active CPU name and current PC to log messages
- single stepping of a CPU is now easier, it requires only a single call to step() on a paused CPU
- LiteX now uses max 24 bits
- simplified the TTM2132 UART model
- updated the Watchdog memory map
- updated the SiFive F730 memory map
- getClocksInfo() will now display the name of the timer
- Termsharp will no longer print the NLUB character
- RISC-V cores will now alert when trying to run a disabled H/D instruction

Fixed:

- handling of divide-in-integer timer
- removal of duplicate programs on some Mono versions
- running Robot tests on Windows
- generation of DPA helper on remote Mono releases
- Renode crashing after opening a socket on the same port twice
- serialization of storage structures
- architecture name reported on GDB connection for Cortex-M CPUs
- highlighting of assembly lines in the terminal on Windows
- highlighting of assembly lines in the terminal on Mono
- ENet disseminator and realization for multicore/multi-node systems
- SiFive F730 ethernet connection
- instruction counting in RISC-V on MMU faults
- fix progress in multicore systems
- fixes in the RISC-V core
- several fixes and improvements in the file-backed storage layer
- several fixes in testing config
- several fixes in PSE_GPIF peripheral
- several fixes in various Linux platforms
- several fixes in PSE_QSPI and Microchip MT25Q



MICROCHIP

Updated Renode: antmicro Training





MICROCHIP

Updated Renode: antmicro Training

<https://renode.io/tutorials/>

The screenshot shows a web browser displaying the renode.io/tutorials/ page. The header features the Renode logo and navigation links for HOME, ABOUT, GITHUB, NEWS, and CONTACT. The main content area has a blue background with white text. On the left, there's a sidebar with three sections: I. Basic functions, II. Host-guest networking, and III. Wireless capabilities. The 'Basic functions' section is currently active, showing a video thumbnail and a brief description: "A video walkthrough on loading a sample platform - Silicon Lab's EFM32MG running a Zephyr shell application, displaying the list of peripherals, and logging capabilities." Below the description is a video player showing a terminal window with Renode command-line interface. At the bottom of the page, there's a footer with the antmicro logo and links for Videos, Getting started, and Top ↑.



Updated Renode: Microchip Renode Scripts Moved



Updated Renode: Microchip Renode Scripts Moved

SoftConsole Install Directory -> renode-microchip-mods -> scripts

Name	Date modified	Type
macros-pfsoc.resc	29/11/2019 06:27	RESC File
mv-generic-board.resc	29/11/2019 06:27	RESC File
polarfire-soc-base-platform.resc	29/11/2019 06:27	RESC File
polarfire-soc-generic-board.resc	29/11/2019 06:27	RESC File
polarfire-soc-icicle-board.resc	29/11/2019 06:27	RESC File

All launch scripts can now be found here
Board files are still in renode\boards
SoftConsole v6.2 Install Directory -> Renode




GDB Multi-Core Debugging

GDB Multi-Core Debugging

- Previously each CPU needed its own GDB server
 - “cpu0 StartGDBServer 3333 true”
 - “cpu1 StartGDBServer 3334 true”
 - Etc ...
- Now the machine has a single server for each thread / core
 - “machine StartGDBServer \$GDB_SERVER_PORT true”
 - The GDB server port can be passed as an argument


GDB Multi-Core Debugging

Renode (< v1.8)




Individual GDB sessions

Renode (> v1.8)



Single GDB session

GDB Multi-Core Debugging




```

Renode
RENODE™
Renode, version 1.8.2.16245 (b2ae449e-201911210859)

(monitor) $GDB_SERVER_PORT=3333
(monitor) path add @C:\Microsemi\SoftConsole_v6.2\renode-microchip-mods/
Current 'PATH' value is: C:\Microsemi\SoftConsole_v6.2\renode;C:\Microsemi\SoftConsole_v6.2\
renode\bin;C:\Microsemi\SoftConsole_v6.2\renode-microchip-mods\
(monitor) include @scripts/polarfire-soc-generic-board.resc
Starting GDB server on port: 3333
(machine-0) []

```



S workspace.examples - C:\Users\hbreslin\Downloads\scWindows-6.2.0.249-20191129-134636 (1)\scWindows-6.2.0.249-20191129-134636\extras\workspace.examples\mpfs-blinky\src\application\hart0\e51.c - Microsemi SoftConsole v6.2.0.249-generic Renode ... — ○ ENG 0632

File Edit Source Refactor Navigate Search Project Run Window Help

Project Explorer

- fpga-cortex-m1-blinky
- m1fpga-cortex-m1-blinky
- mv-v32im-interrupt-blinky
- mv-v32im-systick-blinky
- mv-v32imaf-mandelbrot-uart
- mv-v32imaf-raytracer-uart-cpp
- mpfs-blinky
 - Binaries
 - Includes
- src
 - application
 - hart0
 - e51.c
 - hart1
 - inc
 - modules
 - platform
- Debug
 - mpfs-blinky hw-emulation all-harts Debug.launch
 - mpfs-blinky Renode all-harts Debug.launch
 - mpfs-blinky Renode all-harts Start-platform-and-debug.launch
 - README.md
- mpfs-freertos-lwip
- mpfs-mustein-julia
- smartfusion-cortex-m3-blinky
- smartfusion2-cortex-m3-blinky

e51.c

```
168     for (uint64_t i = 0; i < delay_loop_max; i++) {
169         delay_loop_sum = delay_loop_sum + i;
170     }
171
172     safe_MSS_UART0_polled_tx_string("Setting outputs 0, 1 and 2 to low\r\n");
173     MSS_GPIO_set_output(GPIO1_L0, MSS_GPIO_0, 0);
174     MSS_GPIO_set_output(GPIO1_L0, MSS_GPIO_1, 0);
175     MSS_GPIO_set_output(GPIO1_L0, MSS_GPIO_2, 0);
176 }
177 }
178
179
180 /* Main function for the HART0(E51 processor).
181 * Application code running on HART0 is placed here.
182 * UART0 PLIC interrupt is enabled on hart0.*/
183 void e51(void)
184 {
185     e51_setup();
186     e51_application();
187
188     /* Shouldn't never reach this point */
189     while (1)
190     {
191         volatile static uint64_t counter = 0U;
192
193         /* Added some code as gdb hangs when stepping through an empty infinite loop */
194         counter = counter + 1;
195     }
196 }
197
198
199
```

Outline

- mpfs_hal/mss_hal.h
- drivers/mss_gpio/mss_gpio.h
- drivers/mss_uart/mss_uart.h
- inc/common.h
- uart_lock : uint64_t
- gpio0_bit0_or_gpio2_bit13_plic_0_IRQHandler
- gpio0_bit1_or_gpio2_bit13_plic_1_IRQHandler
- gpio0_bit2_or_gpio2_bit13_plic_2_IRQHandler
- gpio0_non_direct_plic_IRQHandler(void) : uint
- gpio1_non_direct_plic_IRQHandler(void) : uint
- gpio2_non_direct_plic_IRQHandler(void) : uint
- e51_setup(void) : void
- e51_application(void) : void
- e51(void) : void

Problems Tasks Console Properties Debug

Writable Smart Insert 188 : 43



Updates to Example Projects




MICROCHIP

Updates to pse-blinky

PSE Blinky is now mpfs-blinky

Microchip PolarFire SoC






MICROCHIP

Updates to pse-blinky


```
mpfs-blinky
  Binaries
  Includes
  src
    application
    modules
    platform
  Debug
    mpfs-blinky hw-emulation all-harts Debug.launch
    mpfs-blinky Renode all-harts Debug.launch
    mpfs-blinky Renode all-harts Start-platform-and-debug.launch
    README.md
```





MICROCHIP

Updates to pse-blinky






MICROCHIP

Updates to pse-blinky

- mpfs-blinky
 - Binaries
 - Includes
 - src
 - application
 - modules
 - platform
 - Debug
 - mpfs-blinky hw-emulation all-harts Debug.launch
 - mpfs-blinky Renode all-harts Debug.launch
 - mpfs-blinky Renode all-harts Start-platform-and-debug.launch
 - README.md





Updates to pse-blinky

mpfs-blinky only uses one UART

The screenshot shows a dual-pane code editor with two tabs: "u54_1.c" and "e51.c".

u54_1.c:

```
35     MSS_UART1_L1111_05_MSS_UART1_L111_M, MSS_UART1_L112200_DMUDS,
36     MSS_UART_DATA_8_BITS | MSS_UART_NO_PARITY);
37     MSS_UART_polled_tx_string(&g_mss_uart1_lo,
38         "Hello World from u54 core 0 - hart1.\r\n");
39
40     while (1) {
41         mcycle_start = readmcycle();
42
43         for (i = 0; i < num_loops; i++) {
44             dummy_h1 = i;
45         }
46         MSS_UART_polled_tx_string(&g_mss_uart1_lo, "for loop finished\r\n");
47
48         hartid = read_csr(mhartid);
```

e51.c:

```
130     // Stay in the infinite loop, never return from main
131     volatile uint64_t delay_loop_sum = 0;
132     uint64_t mcycle_start = readmcycle();
133
134     for (uint64_t i = 0; i < 1000; i++) {
135         delay_loop_sum = delay_loop_sum + i;
136     }
137
138     MSS_UART_polled_tx_string(&g_mss_uart0_lo,
139         "Setting outputs 0, 1 and 2 to high\r\n");
140     MSS_GPIO_set_output(GPIO101_L0, MSS_GPIO_0, 1);
141     MSS_GPIO_set_output(GPIO101_L0, MSS_GPIO_1, 1);
142     MSS_GPIO_set_output(GPIO101_L0, MSS_GPIO_2, 1);
```

The screenshot shows a dual-pane code editor with two tabs: "u54_1.c" and "e51.c".

u54_1.c:

```
73     for (uint64_t i = 0; i < num_loops; i++) {
74         dummy_h1 = i;
75     }
76
77     sprintf(uart_buf, "Hart %ld, mcycle_delta=%ld SW IRQs=%ld mcycle=%ld\r\n",
78             hartid, mcycle.delta, count_sw_ints_hi, readcycle());
79
80     safe_MSS_UART0_polled_tx_string(uart_buf);
81
82     hartid      = read_csr(mhartid);
83     mcycle.end   = readmcycle();
84     mcycle.delta = mcycle.end - mcycle.start;
85 }
```

e51.c:

```
157
158     for (uint64_t i = 0; i < delay_loop_max; i++) {
159         delay_loop_sum = delay_loop_sum + i;
160     }
161
162     safe_MSS_UART0_polled_tx_string("Setting outputs 0, 1 and 2 to high\r\n");
163
164     MSS_GPIO_set_output(GPIO1_L0, MSS_GPIO_0, 1);
165     MSS_GPIO_set_output(GPIO1_L0, MSS_GPIO_1, 1);
166     MSS_GPIO_set_output(GPIO1_L0, MSS_GPIO_2, 1);
167
168     for (uint64_t i = 0; i < delay_loop_max; i++) {
169         delay_loop_sum = delay_loop_sum + i;
```

pse-blinky

mpfs-blinky

sc workspace.examples - mpfs-blinky/src/application/hart0/e51.c - Microsemi SoftConsole v6.2.0.240-gen... — □ ×

File Edit Source Refactor Navigate Search Project Git Run Window Help

Quick Access

u54_1.c

```
76     sprintf(uart_buf, "Hart %ld, mcycle_delta=%ld SW\n"
77             hartid, mcycle.delta, count_sw_ints_h1,
78
79             safe_MSS_UART0_polled_tx_string(uart_buf);
80
81             hartid      = read_csr(mhartid);
82             mcycle.end  = readmcycle();
83             mcycle.delta = mcycle.end - mcycle.start;
84
85             loop_count_h1++;
86
87 }
```

e51.c

```
183 void e51(void)
184 {
185     e51_setup();
186     e51_application();
187
188     /* Shouldn't never reach this point */
189     while (1)
190     {
191         volatile static uint64_t counter = 0U;
192
193         /* Added some code as gdb hangs when stepping thru */
194     }
195 }
```

Probl... Tasks Cons... Terminal Search Debug

PolarFire-SoC-Renode-emulation-platform [Program] C:\Users\hbreslin\Downloads\scWindows-6.2.0.240-20191119-130712\renode\bin;C:\Users\hbreslin\Downloads\scWindows-6.2.0.240-20191119-130712\renode-microchip-mods\ 10:36:58.6749 [INFO] Loaded monitor commands from: C:\Users\hbreslin\Downloads\scWindows-6.2.0.240-20191119-130712\renode\bin;C:\Users\hbreslin\Downloads\scWindows-6.2.0.240-20191119-130712\renode-microchip-mods\ 10:36:59.6485 [INFO] Including script: C:\Users\hbreslin\Downloads\scWindows-6.2.0.240-20191119-130712\renode\bin;C:\Users\hbreslin\Downloads\scWindows-6.2.0.240-20191119-130712\renode-microchip-mods\ 10:37:03.5609 [ERROR] Script: Renode has been started successfully

Renode

Renode, version 1.8.2.27389 (fc687871-201911121510)

(monitor) \$GDB_SERVER_PORT=3333
(monitor) path add C:\Users\hbreslin\Downloads\scWindows-6.2.0.240-20191119-130712\renode\bin;C:\Users\hbreslin\Downloads\scWindows-6.2.0.240-20191119-130712\renode-microchip-mods\
Current 'PATH' value is: C:\Users\hbreslin\Downloads\scWindows-6.2.0.240-20191119-130712\renode\bin;C:\Users\hbreslin\Downloads\scWindows-6.2.0.240-20191119-130712\renode-microchip-mods\
(monitor) include @scripts/polarfire-soc-generic-board.resc
Starting GDB server on port: 3333
(machine-0)

machine-0:sysbus.mmuuart0

D

mpfs-blinky Renode a

- C:\Users\hbreslin\Downloads\scWindows-6.2.0.240-20191119-130712\renode\bin;C:\Users\hbreslin\Downloads\scWindows-6.2.0.240-20191119-130712\renode-microchip-mods\
- riscv64-unknown-elf

PolarFire-SoC-Renode

- C:\Users\hbreslin\Downloads\scWindows-6.2.0.240-20191119-130712\renode\bin;C:\Users\hbreslin\Downloads\scWindows-6.2.0.240-20191119-130712\renode-microchip-mods\

mpfs-blinky Renode a

- mpfs-blinky [core]
- mpfs-blinky.elf [core]
- Thread #1 [mac]
- e51() at e51.c
- main_other_.h
- main_first_.h

10:37 Wednesday 20/11/2019

Launching mpfs-blinky Renode-d-debug: (100%)



New Sample Project: mpfs-mustein-julia

The screenshot shows the Microsemi SoftConsole IDE interface. The left pane displays the Project Explorer with various project files listed. The central pane shows the code editor with the file `u54_1.c` open. The right pane shows the Outline and Build Targets. The code in `u54_1.c` is as follows:

```
7 *
8 * Code running on U54 hart 1
9 */
10
11 #include <stdint.h>
12
13 #include "fractals/common_macros.h"
14 #include "fractals/fractal_display.h"
15
16 #include "inc/common.h"
17
18/* Main function for the HART1(U54_1 processor).
19 * Application code running on HART1 is placed here
20 */
21void u54_1(void)
22{
23    /* There is no need to sync the harts because the hart's applications
24     * do not have any interdependencies */
25
26    juliaMain(0x10100000);
27
28    /* Shouldn't reach this point */
29    while (1)
30    {
31        volatile static uint64_t counter = 0U;
32
33        /* Added some code as gdb hangs when stepping through an empty infinite loop */
34        counter = counter + 1;
35    }
36}
37
```

The line `juliaMain(0x10100000);` is highlighted in yellow. The right pane shows the Outline with items like `stdint.h`, `fractals/common_macros.h`, `fractals/fractal_display.h`, `inc/common.h`, and `u54_1(void) : void`. The Build Targets pane is also visible.



New Sample Project: mpfs-freertos-lwip

Session 8 Oracle VM VirtualBox : 1 workspace.examples - mpfs-freertos-lwip/src/application/hart0/e51.c - Microsemi SoftConsole v6.2.0.242-generic Renode 1.8.2

File Edit Source Refactor Navigate Search Project Git Run Window Help

Project Explorer

- fpga-cortex-m1-blinky
- m1fpga-cortex-m1-blinky
- mvr-v32im-interrupt-blinky
- mvr-v32im-systick-blinky
- mvr-v32imaf-mandelbrot-uart
- mvr-v32imaf-raytracer-uart-cpp
- mpfs-blinky
- mpfs-freertos-lwip
- Binaries
- Includes
- src
 - application
 - embedded autogenerated_data
 - hart0
 - e51.c
 - startup_mss_setup.c
 - startup_mss_setup.h
 - utils
 - web-server
 - modules
 - platform
- Debug
 - mpfs-freertos-lwip Embed-the-web-content.launch
 - mpfs-freertos-lwip Renode all-harts Debug.launch
 - mpfs-freertos-lwip Renode all-harts Start-platform-and-deb
 - README.md
 - mpfs-mustein-julia

```
1 * (c) Copyright 2018 Microsemi-PRO Embedded Systems Solutions. All rights reserved.
2 *
3 * code running on e51
4 *
5 * SVN $Revision: 9661 $
6 * SVN $Date: 2018-01-15 10:43:33 +0000 (Mon, 15 Jan 2018) $
7 */
8
9 #include "config/hardware/hw_platform.h"
10 #include "config/software/drivers/mss_mac/mss_ethernet_mac_user_config.h"
11 #include "config/lwip-2.0.0-wip/network_interface_settings.h"
12
13 #include "drivers/mss_uart/mss_uart.h"
14
15 #include "drivers/mss_mac/mac_registers.h"
16 #include "drivers/mss_mac/pse_mac_regs.h"
17 #include "drivers/mss_mac/mss_ethernet_mac.h"
18
19 #include "mpfs_hal/system_startup.h"
20
21 #include "mpfs_hal/mss_util.h"
22
23 #include "FreeRTOS.h"
24 #include "../portable/GCC/RISCV/port.h"
25
26 #include "lwip/tcpip.h"
27 #include "web-server/httpserver-netconn.h"
28
29 #include "printf.h"
30
31 #include "utils/common_functions.h"
32 #include "utils/configure_network.h"
33
34 #include "startup_ms_setup.h"
35
36 TaskHandle_t thandle_web;
37
38 void mss_config_task( void *pvParameters )
39 {
40     int count;
41     volatile int i;
42     int8_t info_string[100];
43     uint8_t msula_start = 0;
```

Quick Access

Outline Expressions Disassembly

- config/hardware/fw_platform.h
- config/software/drivers/mss_mac/mss_ethernet_mac_user_config.h
- configlwip-2.0.0-wip/network_interface_settings.h
- drivers/mss_uart/mss_uart.h
- drivers/mss_mac/mac_registers.h
- drivers/mss_mac/pse_mac_regs.h
- drivers/mss_mac/mss_ethernet_mac.h
- mpfs_hal/system_startup.h
- mpfs_hal/mss_util.h
- FreeRTOS.h
- ../portable/GCC/RISCV/port.h
- lwip/tcpip.h
- web-server/httpserver-netconn.h
- printf.h
- utils/common_functions.h
- utils/configure_network.h
- startup_mss_setup.h
- thandle_web : TaskHandle_t
- mss_config_task(void*) : void
- e51(void) : void

Variables Registers

Problems Tasks Console Terminal Search Debugger Console

No consoles to display at this time.

Session 8 Oracle VM VirtualBox : 1 workspace.examples - mpfs-freertos-lwip/src/application/embedded autogenerated_data/data_root_raw/index.html - Microsemi SoftConsole v6.2.0.242-generic Renode 1.8.2

File Edit Source Refactor Navigate Search Project Git Run Window Help Quick Access

Project Explorer eS1.c index.html

```
<!DOCTYPE html>
<html lang="en">
<head>
  <meta charset="utf-8">
  <meta name="viewport" content="width=device-width, initial-scale=1.0">
  <title>Hugh SoC Breslin kit - FreeRTOS demo running WebServer on top of lwip</title>
  <link rel="stylesheet" href="vendors/pure-css/pure-min.css">
  <link rel="stylesheet" href="vendors/pure-css/grids-responsive-min.css">
  <link rel="stylesheet" href="resources/css/demo.css">
</head>
<body>
  <div id="layout" class="pure">
    <div class="sidebar pure-u-1 pure-u-lg-2-5 pure-u-xl-1-5">
      <div class="header">
        <h1 class="brand-title">PolarFire® SoC</h1>
        <h3 class="brand-tagline">Industry's First RISC-V SoC&nbsp;FPGA&nbsp;Architecture</h3>
        <h4 class="brand-subline">Lowest&nbsp;Power, Cost&nbsp;Optimized, Bringing&nbsp;Real&nbsp;Time&nbsp;Linux</h4>
      </div>
      <nav class="nav">
        <ul class="nav-list">
          <li class="nav-item">
            <a class="pure-button" href="https://www.microsemi.com/product-directory/soc-fpgas/5498-polarfire-soc-fpga">PolarFire SoC</a>
          </li>
          <li class="nav-item">
            <a class="pure-button" href="https://www.microsemi.com/">Microsemi</a>
          </li>
          <li class="nav-item">
            <a class="pure-button" href="https://www.microchip.com">Microchip</a>
          </li>
        </ul>
      </nav>
    </div>
    <div class="content pure-u-1 pure-u-lg-3-5 pure-u-xl-4-5">
      <div>
        <center></center>
        <div class="posts">
          <section class="post">
            <header class="post-header"><h2>Block Diagram</h2></header>
            <div class="post-description">
              
            </div>
          </section>
        </div>
      </div>
    </div>
  </div>
</body>
```

Outline Expressions Disassembly

Variables Registers

Problems Tasks Console Terminal Search Debugger Console

15:08:45.1018 [DEBUG] gpio1: [e51: 0x8006592] WriteUint32 to 0x44 [unknown], value 0x2.

15:08:45.1022 [DEBUG] gpio1: [e51: 0x8006592] WriteUint32 to 0x48 [unknown], value 0x2.

15:08:45.1027 [DEBUG] gpio1: [e51: 0x8006592] WriteUint32 to 0xC4 [unknown], value 0x2.

15:08:45.1033 [DEBUG] gpio1: [e51: 0x8006592] WriteUint32 to 0x50 [unknown], value 0x2.

15:08:45.1041 [DEBUG] gpio1: [e51: 0x8006592] WriteUint32 to 0x54 [unknown], value 0x2.

15:08:45.1048 [DEBUG] gpio1: [e51: 0x8006592] WriteUint32 to 0x58 [unknown], value 0x2.

15:08:45.1054 [DEBUG] gpio1: [e51: 0x8006592] WriteUint32 to 0x5C [unknown], value 0x2.

15:08:45.1093 [DEBUG] gpio1: [e51: 0x80065FE] WriteUint32 to 0xA0 [ClearRegister], value 0x4.

15:08:45.1104 [DEBUG] gpio1: [e51: 0x80065FE] WriteUint32 to 0xA0 [ClearRegister], value 0x8.

15:08:45.1172 [DEBUG] gpio1: [e51: 0x80065FE] WriteUint32 to 0xA0 [ClearRegister], value 0x10.

15:08:45.1290 [DEBUG] gpio1: [e51: 0x80065FE] WriteUint32 to 0xA0 [ClearRegister], value 0x20.

15:08:45.1306 [DEBUG] gpio1: [e51: 0x80065E6] WriteUint32 to 0xA4 [SetRegister], value 0x40.

15:08:45.1353 [DEBUG] gpio1: [e51: 0x80065E6] WriteUint32 to 0xA4 [SetRegister], value 0x2.

15:08:45.1607 [DEBUG] gpio1: [e51: 0x80065FE] WriteUint32 to 0xAB [ClearRegister], value 0x2.

Writable Insert 1:1



MICROCHIP

Agenda


- **Updated Renode**
 - antmicro Training
 - Renode Scripts Moved
- **GDB Multi-Core Debugging**
- **Updated to Example Projects**
 - Changes to PSE Blinky
 - New Sample Project: mpfs-mustein-julia
 - New Sample Project: mpfs-freertos-lwip

First / Second Thursdays

- Dec. 5 - **Webinar 8: What's New in SoftConsole v6.2**
- Jan. 9 - **Webinar 9: Getting Started With PolarFire SoC**
- Feb. 13 - **Webinar 10: Introduction to the PolarFire SoC Baremetal Library**
- Mar. 12 - **Webinar 11: Handling Binaries**
- April 9 - **Webinar 12: Two Baremetal Applications on PolarFire SoC**
- May 14 - **Webinar 13: Linux on Renode**
- June 11 - **Webinar 14: Building Applications for Linux on PolarFire SoC**
- July 9 - **Webinar 15: Real-Time (AMP Mode) on PolarFire SoC**

Supporting Content

www.microsemi.com/Mi-V “Renode Webinar Series”



The screenshot shows the Microsemi website's product directory for Mi-V RISC-V Ecosystem. A red box highlights the "Renode Webinar Series" link in the navigation bar. Below it, a section titled "Getting Started with the RISC-V Based PolarFire™ SoC FPGA Webinar Series" is displayed, along with a brief description and a "Click here to register" button.

product-directory/fpga-soc/5210-mi-v-embedded-ecosystem#renode-webinar-series

Search Microsemi.com

dering Company Partners Support

Libero SoC Design Suite v12.0

- Unified design suite for PolarFire, IGLOO2, SmartFusion2 and RTG4 families
- 10% runtime reduction for Timing & 20% runtime reduction for Power
- 25% runtime improvement for Place & Route

Home / Products & Services / FPGA & SoC / Mi-V RISC-V Ecosystem

Mi-V RISC-V Ecosystem

Overview Mi-V Partners Tutorials **Renode Webinar Series** Articles and News

Getting Started with the RISC-V Based PolarFire™ SoC FPGA Webinar Series

Learn how to get started with the PolarFire SoC FPGA, the world's first RISC-V based SoC FPGA, to create fully deterministic, real-time systems alongside the Linux® operating system. We are holding a series of webinars to introduce you to the free Renode™ development platform from Mi-V partner Antmicro that is available with our SoftConsole v6.0 software development environment. You will see demo applications, learn how to create projects, and find out how to set up and configure your own systems targeting the new SoC FPGA architecture.

Click [here](#) to register.

Mi-V  antmicro

Webinar 1 (May 2): Discover Renode for PolarFire™ SoC Design and Debug

In this introductory session, we will provide you with an overview of SoftConsole 6.0 with Renode™ integration. We will introduce you to the Renode development framework and provide an overview of the platform and its features. You will also learn about the PolarFire™ SoC architecture and how to use Renode to develop your application.

Webinar 1: Discover Renode for PolarFire® SoC Design and Debug

Webinar 2: How to Get Started with Renode for PolarFire SoC

Webinar 3: Learn to Debug a Bare-Metal PolarFire SoC Application with Renode

Webinar 4: Tips and Tricks for Even Easier PolarFire SoC Debug with Renode

Webinar 5: Add and Debug PolarFire SoC models with Renode

Webinar 6: Add and Debug and Pre-Existing model in PolarFire SoC

Webinar 7: How to Write Custom Models



MICROCHIP

Thank You

Any Questions?